1 /* SPDX-License-Identifier: GPL-2.0-only */ <<
2 /* 1 /*
3 * Copyright (c) 2017 MediaTek Inc. 2 * Copyright (c) 2017 MediaTek Inc.
4 * Author: Weiyi Lu <weiyi.lu@mediatek.com> 3 * Author: Weiyi Lu <weiyi.lu@mediatek.com>
>> 4 *
>> 5 * This program is free software; you can redistribute it and/or modify
>> 6 * it under the terms of the GNU General Public License version 2 as
>> 7 * published by the Free Software Foundation.
>> 8 *
>> 9 * This program is distributed in the hope that it will be useful,
>> 10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> 11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
>> 12 * GNU General Public License for more details.
5 */ 13 */
6 14
7 #ifndef _DT_BINDINGS_CLK_MT2712_H 15 #ifndef _DT_BINDINGS_CLK_MT2712_H
8 #define _DT_BINDINGS_CLK_MT2712_H 16 #define _DT_BINDINGS_CLK_MT2712_H
9 17
10 /* APMIXEDSYS */ 18 /* APMIXEDSYS */
11 19
12 #define CLK_APMIXED_MAINPLL 0 20 #define CLK_APMIXED_MAINPLL 0
13 #define CLK_APMIXED_UNIVPLL 1 21 #define CLK_APMIXED_UNIVPLL 1
14 #define CLK_APMIXED_VCODECPLL 2 22 #define CLK_APMIXED_VCODECPLL 2
15 #define CLK_APMIXED_VENCPLL 3 23 #define CLK_APMIXED_VENCPLL 3
16 #define CLK_APMIXED_APLL1 4 24 #define CLK_APMIXED_APLL1 4
17 #define CLK_APMIXED_APLL2 5 25 #define CLK_APMIXED_APLL2 5
18 #define CLK_APMIXED_LVDSPLL 6 26 #define CLK_APMIXED_LVDSPLL 6
19 #define CLK_APMIXED_LVDSPLL2 7 27 #define CLK_APMIXED_LVDSPLL2 7
20 #define CLK_APMIXED_MSDCPLL 8 28 #define CLK_APMIXED_MSDCPLL 8
21 #define CLK_APMIXED_MSDCPLL2 9 29 #define CLK_APMIXED_MSDCPLL2 9
22 #define CLK_APMIXED_TVDPLL 10 30 #define CLK_APMIXED_TVDPLL 10
23 #define CLK_APMIXED_MMPLL 11 31 #define CLK_APMIXED_MMPLL 11
24 #define CLK_APMIXED_ARMCA35PLL 12 32 #define CLK_APMIXED_ARMCA35PLL 12
25 #define CLK_APMIXED_ARMCA72PLL 13 33 #define CLK_APMIXED_ARMCA72PLL 13
26 #define CLK_APMIXED_ETHERPLL 14 34 #define CLK_APMIXED_ETHERPLL 14
27 #define CLK_APMIXED_NR_CLK 15 35 #define CLK_APMIXED_NR_CLK 15
28 36
29 /* TOPCKGEN */ 37 /* TOPCKGEN */
30 38
31 #define CLK_TOP_ARMCA35PLL 0 39 #define CLK_TOP_ARMCA35PLL 0
32 #define CLK_TOP_ARMCA35PLL_600M 1 40 #define CLK_TOP_ARMCA35PLL_600M 1
33 #define CLK_TOP_ARMCA35PLL_400M 2 41 #define CLK_TOP_ARMCA35PLL_400M 2
34 #define CLK_TOP_ARMCA72PLL 3 42 #define CLK_TOP_ARMCA72PLL 3
35 #define CLK_TOP_SYSPLL 4 43 #define CLK_TOP_SYSPLL 4
36 #define CLK_TOP_SYSPLL_D2 5 44 #define CLK_TOP_SYSPLL_D2 5
37 #define CLK_TOP_SYSPLL1_D2 6 45 #define CLK_TOP_SYSPLL1_D2 6
38 #define CLK_TOP_SYSPLL1_D4 7 46 #define CLK_TOP_SYSPLL1_D4 7
39 #define CLK_TOP_SYSPLL1_D8 8 47 #define CLK_TOP_SYSPLL1_D8 8
40 #define CLK_TOP_SYSPLL1_D16 9 48 #define CLK_TOP_SYSPLL1_D16 9
41 #define CLK_TOP_SYSPLL_D3 10 49 #define CLK_TOP_SYSPLL_D3 10
42 #define CLK_TOP_SYSPLL2_D2 11 50 #define CLK_TOP_SYSPLL2_D2 11
43 #define CLK_TOP_SYSPLL2_D4 12 51 #define CLK_TOP_SYSPLL2_D4 12
44 #define CLK_TOP_SYSPLL_D5 13 52 #define CLK_TOP_SYSPLL_D5 13
45 #define CLK_TOP_SYSPLL3_D2 14 53 #define CLK_TOP_SYSPLL3_D2 14
46 #define CLK_TOP_SYSPLL3_D4 15 54 #define CLK_TOP_SYSPLL3_D4 15
47 #define CLK_TOP_SYSPLL_D7 16 55 #define CLK_TOP_SYSPLL_D7 16
48 #define CLK_TOP_SYSPLL4_D2 17 56 #define CLK_TOP_SYSPLL4_D2 17
49 #define CLK_TOP_SYSPLL4_D4 18 57 #define CLK_TOP_SYSPLL4_D4 18
50 #define CLK_TOP_UNIVPLL 19 58 #define CLK_TOP_UNIVPLL 19
51 #define CLK_TOP_UNIVPLL_D7 20 59 #define CLK_TOP_UNIVPLL_D7 20
52 #define CLK_TOP_UNIVPLL_D26 21 60 #define CLK_TOP_UNIVPLL_D26 21
53 #define CLK_TOP_UNIVPLL_D52 22 61 #define CLK_TOP_UNIVPLL_D52 22
54 #define CLK_TOP_UNIVPLL_D104 23 62 #define CLK_TOP_UNIVPLL_D104 23
55 #define CLK_TOP_UNIVPLL_D208 24 63 #define CLK_TOP_UNIVPLL_D208 24
56 #define CLK_TOP_UNIVPLL_D2 25 64 #define CLK_TOP_UNIVPLL_D2 25
57 #define CLK_TOP_UNIVPLL1_D2 26 65 #define CLK_TOP_UNIVPLL1_D2 26
58 #define CLK_TOP_UNIVPLL1_D4 27 66 #define CLK_TOP_UNIVPLL1_D4 27
59 #define CLK_TOP_UNIVPLL1_D8 28 67 #define CLK_TOP_UNIVPLL1_D8 28
60 #define CLK_TOP_UNIVPLL_D3 29 68 #define CLK_TOP_UNIVPLL_D3 29
61 #define CLK_TOP_UNIVPLL2_D2 30 69 #define CLK_TOP_UNIVPLL2_D2 30
62 #define CLK_TOP_UNIVPLL2_D4 31 70 #define CLK_TOP_UNIVPLL2_D4 31
63 #define CLK_TOP_UNIVPLL2_D8 32 71 #define CLK_TOP_UNIVPLL2_D8 32
64 #define CLK_TOP_UNIVPLL_D5 33 72 #define CLK_TOP_UNIVPLL_D5 33
65 #define CLK_TOP_UNIVPLL3_D2 34 73 #define CLK_TOP_UNIVPLL3_D2 34
66 #define CLK_TOP_UNIVPLL3_D4 35 74 #define CLK_TOP_UNIVPLL3_D4 35
67 #define CLK_TOP_UNIVPLL3_D8 36 75 #define CLK_TOP_UNIVPLL3_D8 36
68 #define CLK_TOP_F_MP0_PLL1 37 76 #define CLK_TOP_F_MP0_PLL1 37
69 #define CLK_TOP_F_MP0_PLL2 38 77 #define CLK_TOP_F_MP0_PLL2 38
70 #define CLK_TOP_F_BIG_PLL1 39 78 #define CLK_TOP_F_BIG_PLL1 39
71 #define CLK_TOP_F_BIG_PLL2 40 79 #define CLK_TOP_F_BIG_PLL2 40
72 #define CLK_TOP_F_BUS_PLL1 41 80 #define CLK_TOP_F_BUS_PLL1 41
73 #define CLK_TOP_F_BUS_PLL2 42 81 #define CLK_TOP_F_BUS_PLL2 42
74 #define CLK_TOP_APLL1 43 82 #define CLK_TOP_APLL1 43
75 #define CLK_TOP_APLL1_D2 44 83 #define CLK_TOP_APLL1_D2 44
76 #define CLK_TOP_APLL1_D4 45 84 #define CLK_TOP_APLL1_D4 45
77 #define CLK_TOP_APLL1_D8 46 85 #define CLK_TOP_APLL1_D8 46
78 #define CLK_TOP_APLL1_D16 47 86 #define CLK_TOP_APLL1_D16 47
79 #define CLK_TOP_APLL2 48 87 #define CLK_TOP_APLL2 48
80 #define CLK_TOP_APLL2_D2 49 88 #define CLK_TOP_APLL2_D2 49
81 #define CLK_TOP_APLL2_D4 50 89 #define CLK_TOP_APLL2_D4 50
82 #define CLK_TOP_APLL2_D8 51 90 #define CLK_TOP_APLL2_D8 51
83 #define CLK_TOP_APLL2_D16 52 91 #define CLK_TOP_APLL2_D16 52
84 #define CLK_TOP_LVDSPLL 53 92 #define CLK_TOP_LVDSPLL 53
85 #define CLK_TOP_LVDSPLL_D2 54 93 #define CLK_TOP_LVDSPLL_D2 54
86 #define CLK_TOP_LVDSPLL_D4 55 94 #define CLK_TOP_LVDSPLL_D4 55
87 #define CLK_TOP_LVDSPLL_D8 56 95 #define CLK_TOP_LVDSPLL_D8 56
88 #define CLK_TOP_LVDSPLL2 57 96 #define CLK_TOP_LVDSPLL2 57
89 #define CLK_TOP_LVDSPLL2_D2 58 97 #define CLK_TOP_LVDSPLL2_D2 58
90 #define CLK_TOP_LVDSPLL2_D4 59 98 #define CLK_TOP_LVDSPLL2_D4 59
91 #define CLK_TOP_LVDSPLL2_D8 60 99 #define CLK_TOP_LVDSPLL2_D8 60
92 #define CLK_TOP_ETHERPLL_125M 61 100 #define CLK_TOP_ETHERPLL_125M 61
93 #define CLK_TOP_ETHERPLL_50M 62 101 #define CLK_TOP_ETHERPLL_50M 62
94 #define CLK_TOP_CVBS 63 102 #define CLK_TOP_CVBS 63
95 #define CLK_TOP_CVBS_D2 64 103 #define CLK_TOP_CVBS_D2 64
96 #define CLK_TOP_SYS_26M 65 104 #define CLK_TOP_SYS_26M 65
97 #define CLK_TOP_MMPLL 66 105 #define CLK_TOP_MMPLL 66
98 #define CLK_TOP_MMPLL_D2 67 106 #define CLK_TOP_MMPLL_D2 67
99 #define CLK_TOP_VENCPLL 68 107 #define CLK_TOP_VENCPLL 68
100 #define CLK_TOP_VENCPLL_D2 69 108 #define CLK_TOP_VENCPLL_D2 69
101 #define CLK_TOP_VCODECPLL 70 109 #define CLK_TOP_VCODECPLL 70
102 #define CLK_TOP_VCODECPLL_D2 71 110 #define CLK_TOP_VCODECPLL_D2 71
103 #define CLK_TOP_TVDPLL 72 111 #define CLK_TOP_TVDPLL 72
104 #define CLK_TOP_TVDPLL_D2 73 112 #define CLK_TOP_TVDPLL_D2 73
105 #define CLK_TOP_TVDPLL_D4 74 113 #define CLK_TOP_TVDPLL_D4 74
106 #define CLK_TOP_TVDPLL_D8 75 114 #define CLK_TOP_TVDPLL_D8 75
107 #define CLK_TOP_TVDPLL_429M 76 115 #define CLK_TOP_TVDPLL_429M 76
108 #define CLK_TOP_TVDPLL_429M_D2 77 116 #define CLK_TOP_TVDPLL_429M_D2 77
109 #define CLK_TOP_TVDPLL_429M_D4 78 117 #define CLK_TOP_TVDPLL_429M_D4 78
110 #define CLK_TOP_MSDCPLL 79 118 #define CLK_TOP_MSDCPLL 79
111 #define CLK_TOP_MSDCPLL_D2 80 119 #define CLK_TOP_MSDCPLL_D2 80
112 #define CLK_TOP_MSDCPLL_D4 81 120 #define CLK_TOP_MSDCPLL_D4 81
113 #define CLK_TOP_MSDCPLL2 82 121 #define CLK_TOP_MSDCPLL2 82
114 #define CLK_TOP_MSDCPLL2_D2 83 122 #define CLK_TOP_MSDCPLL2_D2 83
115 #define CLK_TOP_MSDCPLL2_D4 84 123 #define CLK_TOP_MSDCPLL2_D4 84
116 #define CLK_TOP_CLK26M_D2 85 124 #define CLK_TOP_CLK26M_D2 85
117 #define CLK_TOP_D2A_ULCLK_6P5M 86 125 #define CLK_TOP_D2A_ULCLK_6P5M 86
118 #define CLK_TOP_VPLL3_DPIX 87 126 #define CLK_TOP_VPLL3_DPIX 87
119 #define CLK_TOP_VPLL_DPIX 88 127 #define CLK_TOP_VPLL_DPIX 88
120 #define CLK_TOP_LTEPLL_FS26M 89 128 #define CLK_TOP_LTEPLL_FS26M 89
121 #define CLK_TOP_DMPLL 90 129 #define CLK_TOP_DMPLL 90
122 #define CLK_TOP_DSI0_LNTC 91 130 #define CLK_TOP_DSI0_LNTC 91
123 #define CLK_TOP_DSI1_LNTC 92 131 #define CLK_TOP_DSI1_LNTC 92
124 #define CLK_TOP_LVDSTX3_CLKDIG_CTS 93 132 #define CLK_TOP_LVDSTX3_CLKDIG_CTS 93
125 #define CLK_TOP_LVDSTX_CLKDIG_CTS 94 133 #define CLK_TOP_LVDSTX_CLKDIG_CTS 94
126 #define CLK_TOP_CLKRTC_EXT 95 134 #define CLK_TOP_CLKRTC_EXT 95
127 #define CLK_TOP_CLKRTC_INT 96 135 #define CLK_TOP_CLKRTC_INT 96
128 #define CLK_TOP_CSI0 97 136 #define CLK_TOP_CSI0 97
129 #define CLK_TOP_CVBSPLL 98 137 #define CLK_TOP_CVBSPLL 98
130 #define CLK_TOP_AXI_SEL 99 138 #define CLK_TOP_AXI_SEL 99
131 #define CLK_TOP_MEM_SEL 100 139 #define CLK_TOP_MEM_SEL 100
132 #define CLK_TOP_MM_SEL 101 140 #define CLK_TOP_MM_SEL 101
133 #define CLK_TOP_PWM_SEL 102 141 #define CLK_TOP_PWM_SEL 102
134 #define CLK_TOP_VDEC_SEL 103 142 #define CLK_TOP_VDEC_SEL 103
135 #define CLK_TOP_VENC_SEL 104 143 #define CLK_TOP_VENC_SEL 104
136 #define CLK_TOP_MFG_SEL 105 144 #define CLK_TOP_MFG_SEL 105
137 #define CLK_TOP_CAMTG_SEL 106 145 #define CLK_TOP_CAMTG_SEL 106
138 #define CLK_TOP_UART_SEL 107 146 #define CLK_TOP_UART_SEL 107
139 #define CLK_TOP_SPI_SEL 108 147 #define CLK_TOP_SPI_SEL 108
140 #define CLK_TOP_USB20_SEL 109 148 #define CLK_TOP_USB20_SEL 109
141 #define CLK_TOP_USB30_SEL 110 149 #define CLK_TOP_USB30_SEL 110
142 #define CLK_TOP_MSDC50_0_HCLK_SEL 111 150 #define CLK_TOP_MSDC50_0_HCLK_SEL 111
143 #define CLK_TOP_MSDC50_0_SEL 112 151 #define CLK_TOP_MSDC50_0_SEL 112
144 #define CLK_TOP_MSDC30_1_SEL 113 152 #define CLK_TOP_MSDC30_1_SEL 113
145 #define CLK_TOP_MSDC30_2_SEL 114 153 #define CLK_TOP_MSDC30_2_SEL 114
146 #define CLK_TOP_MSDC30_3_SEL 115 154 #define CLK_TOP_MSDC30_3_SEL 115
147 #define CLK_TOP_AUDIO_SEL 116 155 #define CLK_TOP_AUDIO_SEL 116
148 #define CLK_TOP_AUD_INTBUS_SEL 117 156 #define CLK_TOP_AUD_INTBUS_SEL 117
149 #define CLK_TOP_PMICSPI_SEL 118 157 #define CLK_TOP_PMICSPI_SEL 118
150 #define CLK_TOP_DPILVDS1_SEL 119 158 #define CLK_TOP_DPILVDS1_SEL 119
151 #define CLK_TOP_ATB_SEL 120 159 #define CLK_TOP_ATB_SEL 120
152 #define CLK_TOP_NR_SEL 121 160 #define CLK_TOP_NR_SEL 121
153 #define CLK_TOP_NFI2X_SEL 122 161 #define CLK_TOP_NFI2X_SEL 122
154 #define CLK_TOP_IRDA_SEL 123 162 #define CLK_TOP_IRDA_SEL 123
155 #define CLK_TOP_CCI400_SEL 124 163 #define CLK_TOP_CCI400_SEL 124
156 #define CLK_TOP_AUD_1_SEL 125 164 #define CLK_TOP_AUD_1_SEL 125
157 #define CLK_TOP_AUD_2_SEL 126 165 #define CLK_TOP_AUD_2_SEL 126
158 #define CLK_TOP_MEM_MFG_IN_AS_SEL 127 166 #define CLK_TOP_MEM_MFG_IN_AS_SEL 127
159 #define CLK_TOP_AXI_MFG_IN_AS_SEL 128 167 #define CLK_TOP_AXI_MFG_IN_AS_SEL 128
160 #define CLK_TOP_SCAM_SEL 129 168 #define CLK_TOP_SCAM_SEL 129
161 #define CLK_TOP_NFIECC_SEL 130 169 #define CLK_TOP_NFIECC_SEL 130
162 #define CLK_TOP_PE2_MAC_P0_SEL 131 170 #define CLK_TOP_PE2_MAC_P0_SEL 131
163 #define CLK_TOP_PE2_MAC_P1_SEL 132 171 #define CLK_TOP_PE2_MAC_P1_SEL 132
164 #define CLK_TOP_DPILVDS_SEL 133 172 #define CLK_TOP_DPILVDS_SEL 133
165 #define CLK_TOP_MSDC50_3_HCLK_SEL 134 173 #define CLK_TOP_MSDC50_3_HCLK_SEL 134
166 #define CLK_TOP_HDCP_SEL 135 174 #define CLK_TOP_HDCP_SEL 135
167 #define CLK_TOP_HDCP_24M_SEL 136 175 #define CLK_TOP_HDCP_24M_SEL 136
168 #define CLK_TOP_RTC_SEL 137 176 #define CLK_TOP_RTC_SEL 137
169 #define CLK_TOP_SPINOR_SEL 138 177 #define CLK_TOP_SPINOR_SEL 138
170 #define CLK_TOP_APLL_SEL 139 178 #define CLK_TOP_APLL_SEL 139
171 #define CLK_TOP_APLL2_SEL 140 179 #define CLK_TOP_APLL2_SEL 140
172 #define CLK_TOP_A1SYS_HP_SEL 141 180 #define CLK_TOP_A1SYS_HP_SEL 141
173 #define CLK_TOP_A2SYS_HP_SEL 142 181 #define CLK_TOP_A2SYS_HP_SEL 142
174 #define CLK_TOP_ASM_L_SEL 143 182 #define CLK_TOP_ASM_L_SEL 143
175 #define CLK_TOP_ASM_M_SEL 144 183 #define CLK_TOP_ASM_M_SEL 144
176 #define CLK_TOP_ASM_H_SEL 145 184 #define CLK_TOP_ASM_H_SEL 145
177 #define CLK_TOP_I2SO1_SEL 146 185 #define CLK_TOP_I2SO1_SEL 146
178 #define CLK_TOP_I2SO2_SEL 147 186 #define CLK_TOP_I2SO2_SEL 147
179 #define CLK_TOP_I2SO3_SEL 148 187 #define CLK_TOP_I2SO3_SEL 148
180 #define CLK_TOP_TDMO0_SEL 149 188 #define CLK_TOP_TDMO0_SEL 149
181 #define CLK_TOP_TDMO1_SEL 150 189 #define CLK_TOP_TDMO1_SEL 150
182 #define CLK_TOP_I2SI1_SEL 151 190 #define CLK_TOP_I2SI1_SEL 151
183 #define CLK_TOP_I2SI2_SEL 152 191 #define CLK_TOP_I2SI2_SEL 152
184 #define CLK_TOP_I2SI3_SEL 153 192 #define CLK_TOP_I2SI3_SEL 153
185 #define CLK_TOP_ETHER_125M_SEL 154 193 #define CLK_TOP_ETHER_125M_SEL 154
186 #define CLK_TOP_ETHER_50M_SEL 155 194 #define CLK_TOP_ETHER_50M_SEL 155
187 #define CLK_TOP_JPGDEC_SEL 156 195 #define CLK_TOP_JPGDEC_SEL 156
188 #define CLK_TOP_SPISLV_SEL 157 196 #define CLK_TOP_SPISLV_SEL 157
189 #define CLK_TOP_ETHER_50M_RMII_SEL 158 197 #define CLK_TOP_ETHER_50M_RMII_SEL 158
190 #define CLK_TOP_CAM2TG_SEL 159 198 #define CLK_TOP_CAM2TG_SEL 159
191 #define CLK_TOP_DI_SEL 160 199 #define CLK_TOP_DI_SEL 160
192 #define CLK_TOP_TVD_SEL 161 200 #define CLK_TOP_TVD_SEL 161
193 #define CLK_TOP_I2C_SEL 162 201 #define CLK_TOP_I2C_SEL 162
194 #define CLK_TOP_PWM_INFRA_SEL 163 202 #define CLK_TOP_PWM_INFRA_SEL 163
195 #define CLK_TOP_MSDC0P_AES_SEL 164 203 #define CLK_TOP_MSDC0P_AES_SEL 164
196 #define CLK_TOP_CMSYS_SEL 165 204 #define CLK_TOP_CMSYS_SEL 165
197 #define CLK_TOP_GCPU_SEL 166 205 #define CLK_TOP_GCPU_SEL 166
198 #define CLK_TOP_AUD_APLL1_SEL 167 206 #define CLK_TOP_AUD_APLL1_SEL 167
199 #define CLK_TOP_AUD_APLL2_SEL 168 207 #define CLK_TOP_AUD_APLL2_SEL 168
200 #define CLK_TOP_DA_AUDULL_VTX_6P5M_SEL 169 208 #define CLK_TOP_DA_AUDULL_VTX_6P5M_SEL 169
201 #define CLK_TOP_APLL_DIV0 170 209 #define CLK_TOP_APLL_DIV0 170
202 #define CLK_TOP_APLL_DIV1 171 210 #define CLK_TOP_APLL_DIV1 171
203 #define CLK_TOP_APLL_DIV2 172 211 #define CLK_TOP_APLL_DIV2 172
204 #define CLK_TOP_APLL_DIV3 173 212 #define CLK_TOP_APLL_DIV3 173
205 #define CLK_TOP_APLL_DIV4 174 213 #define CLK_TOP_APLL_DIV4 174
206 #define CLK_TOP_APLL_DIV5 175 214 #define CLK_TOP_APLL_DIV5 175
207 #define CLK_TOP_APLL_DIV6 176 215 #define CLK_TOP_APLL_DIV6 176
208 #define CLK_TOP_APLL_DIV7 177 216 #define CLK_TOP_APLL_DIV7 177
209 #define CLK_TOP_APLL_DIV_PDN0 178 217 #define CLK_TOP_APLL_DIV_PDN0 178
210 #define CLK_TOP_APLL_DIV_PDN1 179 218 #define CLK_TOP_APLL_DIV_PDN1 179
211 #define CLK_TOP_APLL_DIV_PDN2 180 219 #define CLK_TOP_APLL_DIV_PDN2 180
212 #define CLK_TOP_APLL_DIV_PDN3 181 220 #define CLK_TOP_APLL_DIV_PDN3 181
213 #define CLK_TOP_APLL_DIV_PDN4 182 221 #define CLK_TOP_APLL_DIV_PDN4 182
214 #define CLK_TOP_APLL_DIV_PDN5 183 222 #define CLK_TOP_APLL_DIV_PDN5 183
215 #define CLK_TOP_APLL_DIV_PDN6 184 223 #define CLK_TOP_APLL_DIV_PDN6 184
216 #define CLK_TOP_APLL_DIV_PDN7 185 224 #define CLK_TOP_APLL_DIV_PDN7 185
217 #define CLK_TOP_APLL1_D3 186 225 #define CLK_TOP_APLL1_D3 186
218 #define CLK_TOP_APLL1_REF_SEL 187 226 #define CLK_TOP_APLL1_REF_SEL 187
219 #define CLK_TOP_APLL2_REF_SEL 188 227 #define CLK_TOP_APLL2_REF_SEL 188
220 #define CLK_TOP_NFI2X_EN 189 228 #define CLK_TOP_NFI2X_EN 189
221 #define CLK_TOP_NFIECC_EN 190 229 #define CLK_TOP_NFIECC_EN 190
222 #define CLK_TOP_NFI1X_CK_EN 191 230 #define CLK_TOP_NFI1X_CK_EN 191
223 #define CLK_TOP_APLL2_D3 192 !! 231 #define CLK_TOP_NR_CLK 192
224 #define CLK_TOP_NR_CLK 193 <<
225 232
226 /* INFRACFG */ 233 /* INFRACFG */
227 234
228 #define CLK_INFRA_DBGCLK 0 235 #define CLK_INFRA_DBGCLK 0
229 #define CLK_INFRA_GCE 1 236 #define CLK_INFRA_GCE 1
230 #define CLK_INFRA_M4U 2 237 #define CLK_INFRA_M4U 2
231 #define CLK_INFRA_KP 3 238 #define CLK_INFRA_KP 3
232 #define CLK_INFRA_AO_SPI0 4 239 #define CLK_INFRA_AO_SPI0 4
233 #define CLK_INFRA_AO_SPI1 5 240 #define CLK_INFRA_AO_SPI1 5
234 #define CLK_INFRA_AO_UART5 6 241 #define CLK_INFRA_AO_UART5 6
235 #define CLK_INFRA_NR_CLK 7 242 #define CLK_INFRA_NR_CLK 7
236 243
237 /* PERICFG */ 244 /* PERICFG */
238 245
239 #define CLK_PERI_NFI 0 246 #define CLK_PERI_NFI 0
240 #define CLK_PERI_THERM 1 247 #define CLK_PERI_THERM 1
241 #define CLK_PERI_PWM0 2 248 #define CLK_PERI_PWM0 2
242 #define CLK_PERI_PWM1 3 249 #define CLK_PERI_PWM1 3
243 #define CLK_PERI_PWM2 4 250 #define CLK_PERI_PWM2 4
244 #define CLK_PERI_PWM3 5 251 #define CLK_PERI_PWM3 5
245 #define CLK_PERI_PWM4 6 252 #define CLK_PERI_PWM4 6
246 #define CLK_PERI_PWM5 7 253 #define CLK_PERI_PWM5 7
247 #define CLK_PERI_PWM6 8 254 #define CLK_PERI_PWM6 8
248 #define CLK_PERI_PWM7 9 255 #define CLK_PERI_PWM7 9
249 #define CLK_PERI_PWM 10 256 #define CLK_PERI_PWM 10
250 #define CLK_PERI_AP_DMA 11 257 #define CLK_PERI_AP_DMA 11
251 #define CLK_PERI_MSDC30_0 12 258 #define CLK_PERI_MSDC30_0 12
252 #define CLK_PERI_MSDC30_1 13 259 #define CLK_PERI_MSDC30_1 13
253 #define CLK_PERI_MSDC30_2 14 260 #define CLK_PERI_MSDC30_2 14
254 #define CLK_PERI_MSDC30_3 15 261 #define CLK_PERI_MSDC30_3 15
255 #define CLK_PERI_UART0 16 262 #define CLK_PERI_UART0 16
256 #define CLK_PERI_UART1 17 263 #define CLK_PERI_UART1 17
257 #define CLK_PERI_UART2 18 264 #define CLK_PERI_UART2 18
258 #define CLK_PERI_UART3 19 265 #define CLK_PERI_UART3 19
259 #define CLK_PERI_I2C0 20 266 #define CLK_PERI_I2C0 20
260 #define CLK_PERI_I2C1 21 267 #define CLK_PERI_I2C1 21
261 #define CLK_PERI_I2C2 22 268 #define CLK_PERI_I2C2 22
262 #define CLK_PERI_I2C3 23 269 #define CLK_PERI_I2C3 23
263 #define CLK_PERI_I2C4 24 270 #define CLK_PERI_I2C4 24
264 #define CLK_PERI_AUXADC 25 271 #define CLK_PERI_AUXADC 25
265 #define CLK_PERI_SPI0 26 272 #define CLK_PERI_SPI0 26
266 #define CLK_PERI_SPI 27 273 #define CLK_PERI_SPI 27
267 #define CLK_PERI_I2C5 28 274 #define CLK_PERI_I2C5 28
268 #define CLK_PERI_SPI2 29 275 #define CLK_PERI_SPI2 29
269 #define CLK_PERI_SPI3 30 276 #define CLK_PERI_SPI3 30
270 #define CLK_PERI_SPI5 31 277 #define CLK_PERI_SPI5 31
271 #define CLK_PERI_UART4 32 278 #define CLK_PERI_UART4 32
272 #define CLK_PERI_SFLASH 33 279 #define CLK_PERI_SFLASH 33
273 #define CLK_PERI_GMAC 34 280 #define CLK_PERI_GMAC 34
274 #define CLK_PERI_PCIE0 35 281 #define CLK_PERI_PCIE0 35
275 #define CLK_PERI_PCIE1 36 282 #define CLK_PERI_PCIE1 36
276 #define CLK_PERI_GMAC_PCLK 37 283 #define CLK_PERI_GMAC_PCLK 37
277 #define CLK_PERI_MSDC50_0_EN 38 284 #define CLK_PERI_MSDC50_0_EN 38
278 #define CLK_PERI_MSDC30_1_EN 39 285 #define CLK_PERI_MSDC30_1_EN 39
279 #define CLK_PERI_MSDC30_2_EN 40 286 #define CLK_PERI_MSDC30_2_EN 40
280 #define CLK_PERI_MSDC30_3_EN 41 287 #define CLK_PERI_MSDC30_3_EN 41
281 #define CLK_PERI_MSDC50_0_HCLK_EN 42 288 #define CLK_PERI_MSDC50_0_HCLK_EN 42
282 #define CLK_PERI_MSDC50_3_HCLK_EN 43 289 #define CLK_PERI_MSDC50_3_HCLK_EN 43
283 #define CLK_PERI_MSDC30_0_QTR_EN 44 290 #define CLK_PERI_MSDC30_0_QTR_EN 44
284 #define CLK_PERI_MSDC30_3_QTR_EN 45 291 #define CLK_PERI_MSDC30_3_QTR_EN 45
285 #define CLK_PERI_NR_CLK 46 292 #define CLK_PERI_NR_CLK 46
286 293
287 /* MCUCFG */ 294 /* MCUCFG */
288 295
289 #define CLK_MCU_MP0_SEL 0 296 #define CLK_MCU_MP0_SEL 0
290 #define CLK_MCU_MP2_SEL 1 297 #define CLK_MCU_MP2_SEL 1
291 #define CLK_MCU_BUS_SEL 2 298 #define CLK_MCU_BUS_SEL 2
292 #define CLK_MCU_NR_CLK 3 299 #define CLK_MCU_NR_CLK 3
293 300
294 /* MFGCFG */ 301 /* MFGCFG */
295 302
296 #define CLK_MFG_BG3D 0 303 #define CLK_MFG_BG3D 0
297 #define CLK_MFG_NR_CLK 1 304 #define CLK_MFG_NR_CLK 1
298 305
299 /* MMSYS */ 306 /* MMSYS */
300 307
301 #define CLK_MM_SMI_COMMON 0 308 #define CLK_MM_SMI_COMMON 0
302 #define CLK_MM_SMI_LARB0 1 309 #define CLK_MM_SMI_LARB0 1
303 #define CLK_MM_CAM_MDP 2 310 #define CLK_MM_CAM_MDP 2
304 #define CLK_MM_MDP_RDMA0 3 311 #define CLK_MM_MDP_RDMA0 3
305 #define CLK_MM_MDP_RDMA1 4 312 #define CLK_MM_MDP_RDMA1 4
306 #define CLK_MM_MDP_RSZ0 5 313 #define CLK_MM_MDP_RSZ0 5
307 #define CLK_MM_MDP_RSZ1 6 314 #define CLK_MM_MDP_RSZ1 6
308 #define CLK_MM_MDP_RSZ2 7 315 #define CLK_MM_MDP_RSZ2 7
309 #define CLK_MM_MDP_TDSHP0 8 316 #define CLK_MM_MDP_TDSHP0 8
310 #define CLK_MM_MDP_TDSHP1 9 317 #define CLK_MM_MDP_TDSHP1 9
311 #define CLK_MM_MDP_CROP 10 318 #define CLK_MM_MDP_CROP 10
312 #define CLK_MM_MDP_WDMA 11 319 #define CLK_MM_MDP_WDMA 11
313 #define CLK_MM_MDP_WROT0 12 320 #define CLK_MM_MDP_WROT0 12
314 #define CLK_MM_MDP_WROT1 13 321 #define CLK_MM_MDP_WROT1 13
315 #define CLK_MM_FAKE_ENG 14 322 #define CLK_MM_FAKE_ENG 14
316 #define CLK_MM_MUTEX_32K 15 323 #define CLK_MM_MUTEX_32K 15
317 #define CLK_MM_DISP_OVL0 16 324 #define CLK_MM_DISP_OVL0 16
318 #define CLK_MM_DISP_OVL1 17 325 #define CLK_MM_DISP_OVL1 17
319 #define CLK_MM_DISP_RDMA0 18 326 #define CLK_MM_DISP_RDMA0 18
320 #define CLK_MM_DISP_RDMA1 19 327 #define CLK_MM_DISP_RDMA1 19
321 #define CLK_MM_DISP_RDMA2 20 328 #define CLK_MM_DISP_RDMA2 20
322 #define CLK_MM_DISP_WDMA0 21 329 #define CLK_MM_DISP_WDMA0 21
323 #define CLK_MM_DISP_WDMA1 22 330 #define CLK_MM_DISP_WDMA1 22
324 #define CLK_MM_DISP_COLOR0 23 331 #define CLK_MM_DISP_COLOR0 23
325 #define CLK_MM_DISP_COLOR1 24 332 #define CLK_MM_DISP_COLOR1 24
326 #define CLK_MM_DISP_AAL 25 333 #define CLK_MM_DISP_AAL 25
327 #define CLK_MM_DISP_GAMMA 26 334 #define CLK_MM_DISP_GAMMA 26
328 #define CLK_MM_DISP_UFOE 27 335 #define CLK_MM_DISP_UFOE 27
329 #define CLK_MM_DISP_SPLIT0 28 336 #define CLK_MM_DISP_SPLIT0 28
330 #define CLK_MM_DISP_OD 29 337 #define CLK_MM_DISP_OD 29
331 #define CLK_MM_DISP_PWM0_MM 30 338 #define CLK_MM_DISP_PWM0_MM 30
332 #define CLK_MM_DISP_PWM0_26M 31 339 #define CLK_MM_DISP_PWM0_26M 31
333 #define CLK_MM_DISP_PWM1_MM 32 340 #define CLK_MM_DISP_PWM1_MM 32
334 #define CLK_MM_DISP_PWM1_26M 33 341 #define CLK_MM_DISP_PWM1_26M 33
335 #define CLK_MM_DSI0_ENGINE 34 342 #define CLK_MM_DSI0_ENGINE 34
336 #define CLK_MM_DSI0_DIGITAL 35 343 #define CLK_MM_DSI0_DIGITAL 35
337 #define CLK_MM_DSI1_ENGINE 36 344 #define CLK_MM_DSI1_ENGINE 36
338 #define CLK_MM_DSI1_DIGITAL 37 345 #define CLK_MM_DSI1_DIGITAL 37
339 #define CLK_MM_DPI_PIXEL 38 346 #define CLK_MM_DPI_PIXEL 38
340 #define CLK_MM_DPI_ENGINE 39 347 #define CLK_MM_DPI_ENGINE 39
341 #define CLK_MM_DPI1_PIXEL 40 348 #define CLK_MM_DPI1_PIXEL 40
342 #define CLK_MM_DPI1_ENGINE 41 349 #define CLK_MM_DPI1_ENGINE 41
343 #define CLK_MM_LVDS_PIXEL 42 350 #define CLK_MM_LVDS_PIXEL 42
344 #define CLK_MM_LVDS_CTS 43 351 #define CLK_MM_LVDS_CTS 43
345 #define CLK_MM_SMI_LARB4 44 352 #define CLK_MM_SMI_LARB4 44
346 #define CLK_MM_SMI_COMMON1 45 353 #define CLK_MM_SMI_COMMON1 45
347 #define CLK_MM_SMI_LARB5 46 354 #define CLK_MM_SMI_LARB5 46
348 #define CLK_MM_MDP_RDMA2 47 355 #define CLK_MM_MDP_RDMA2 47
349 #define CLK_MM_MDP_TDSHP2 48 356 #define CLK_MM_MDP_TDSHP2 48
350 #define CLK_MM_DISP_OVL2 49 357 #define CLK_MM_DISP_OVL2 49
351 #define CLK_MM_DISP_WDMA2 50 358 #define CLK_MM_DISP_WDMA2 50
352 #define CLK_MM_DISP_COLOR2 51 359 #define CLK_MM_DISP_COLOR2 51
353 #define CLK_MM_DISP_AAL1 52 360 #define CLK_MM_DISP_AAL1 52
354 #define CLK_MM_DISP_OD1 53 361 #define CLK_MM_DISP_OD1 53
355 #define CLK_MM_LVDS1_PIXEL 54 362 #define CLK_MM_LVDS1_PIXEL 54
356 #define CLK_MM_LVDS1_CTS 55 363 #define CLK_MM_LVDS1_CTS 55
357 #define CLK_MM_SMI_LARB7 56 364 #define CLK_MM_SMI_LARB7 56
358 #define CLK_MM_MDP_RDMA3 57 365 #define CLK_MM_MDP_RDMA3 57
359 #define CLK_MM_MDP_WROT2 58 366 #define CLK_MM_MDP_WROT2 58
360 #define CLK_MM_DSI2 59 367 #define CLK_MM_DSI2 59
361 #define CLK_MM_DSI2_DIGITAL 60 368 #define CLK_MM_DSI2_DIGITAL 60
362 #define CLK_MM_DSI3 61 369 #define CLK_MM_DSI3 61
363 #define CLK_MM_DSI3_DIGITAL 62 370 #define CLK_MM_DSI3_DIGITAL 62
364 #define CLK_MM_NR_CLK 63 371 #define CLK_MM_NR_CLK 63
365 372
366 /* IMGSYS */ 373 /* IMGSYS */
367 374
368 #define CLK_IMG_SMI_LARB2 0 375 #define CLK_IMG_SMI_LARB2 0
369 #define CLK_IMG_SENINF_SCAM_EN 1 376 #define CLK_IMG_SENINF_SCAM_EN 1
370 #define CLK_IMG_SENINF_CAM_EN 2 377 #define CLK_IMG_SENINF_CAM_EN 2
371 #define CLK_IMG_CAM_SV_EN 3 378 #define CLK_IMG_CAM_SV_EN 3
372 #define CLK_IMG_CAM_SV1_EN 4 379 #define CLK_IMG_CAM_SV1_EN 4
373 #define CLK_IMG_CAM_SV2_EN 5 380 #define CLK_IMG_CAM_SV2_EN 5
374 #define CLK_IMG_NR_CLK 6 381 #define CLK_IMG_NR_CLK 6
375 382
376 /* BDPSYS */ 383 /* BDPSYS */
377 384
378 #define CLK_BDP_BRIDGE_B 0 385 #define CLK_BDP_BRIDGE_B 0
379 #define CLK_BDP_BRIDGE_DRAM 1 386 #define CLK_BDP_BRIDGE_DRAM 1
380 #define CLK_BDP_LARB_DRAM 2 387 #define CLK_BDP_LARB_DRAM 2
381 #define CLK_BDP_WR_CHANNEL_VDI_PXL 3 388 #define CLK_BDP_WR_CHANNEL_VDI_PXL 3
382 #define CLK_BDP_WR_CHANNEL_VDI_DRAM 4 389 #define CLK_BDP_WR_CHANNEL_VDI_DRAM 4
383 #define CLK_BDP_WR_CHANNEL_VDI_B 5 390 #define CLK_BDP_WR_CHANNEL_VDI_B 5
384 #define CLK_BDP_MT_B 6 391 #define CLK_BDP_MT_B 6
385 #define CLK_BDP_DISPFMT_27M 7 392 #define CLK_BDP_DISPFMT_27M 7
386 #define CLK_BDP_DISPFMT_27M_VDOUT 8 393 #define CLK_BDP_DISPFMT_27M_VDOUT 8
387 #define CLK_BDP_DISPFMT_27_74_74 9 394 #define CLK_BDP_DISPFMT_27_74_74 9
388 #define CLK_BDP_DISPFMT_2FS 10 395 #define CLK_BDP_DISPFMT_2FS 10
389 #define CLK_BDP_DISPFMT_2FS_2FS74_148 11 396 #define CLK_BDP_DISPFMT_2FS_2FS74_148 11
390 #define CLK_BDP_DISPFMT_B 12 397 #define CLK_BDP_DISPFMT_B 12
391 #define CLK_BDP_VDO_DRAM 13 398 #define CLK_BDP_VDO_DRAM 13
392 #define CLK_BDP_VDO_2FS 14 399 #define CLK_BDP_VDO_2FS 14
393 #define CLK_BDP_VDO_B 15 400 #define CLK_BDP_VDO_B 15
394 #define CLK_BDP_WR_CHANNEL_DI_PXL 16 401 #define CLK_BDP_WR_CHANNEL_DI_PXL 16
395 #define CLK_BDP_WR_CHANNEL_DI_DRAM 17 402 #define CLK_BDP_WR_CHANNEL_DI_DRAM 17
396 #define CLK_BDP_WR_CHANNEL_DI_B 18 403 #define CLK_BDP_WR_CHANNEL_DI_B 18
397 #define CLK_BDP_NR_AGENT 19 404 #define CLK_BDP_NR_AGENT 19
398 #define CLK_BDP_NR_DRAM 20 405 #define CLK_BDP_NR_DRAM 20
399 #define CLK_BDP_NR_B 21 406 #define CLK_BDP_NR_B 21
400 #define CLK_BDP_BRIDGE_RT_B 22 407 #define CLK_BDP_BRIDGE_RT_B 22
401 #define CLK_BDP_BRIDGE_RT_DRAM 23 408 #define CLK_BDP_BRIDGE_RT_DRAM 23
402 #define CLK_BDP_LARB_RT_DRAM 24 409 #define CLK_BDP_LARB_RT_DRAM 24
403 #define CLK_BDP_TVD_TDC 25 410 #define CLK_BDP_TVD_TDC 25
404 #define CLK_BDP_TVD_54 26 411 #define CLK_BDP_TVD_54 26
405 #define CLK_BDP_TVD_CBUS 27 412 #define CLK_BDP_TVD_CBUS 27
406 #define CLK_BDP_NR_CLK 28 413 #define CLK_BDP_NR_CLK 28
407 414
408 /* VDECSYS */ 415 /* VDECSYS */
409 416
410 #define CLK_VDEC_CKEN 0 417 #define CLK_VDEC_CKEN 0
411 #define CLK_VDEC_LARB1_CKEN 1 418 #define CLK_VDEC_LARB1_CKEN 1
412 #define CLK_VDEC_IMGRZ_CKEN 2 419 #define CLK_VDEC_IMGRZ_CKEN 2
413 #define CLK_VDEC_NR_CLK 3 420 #define CLK_VDEC_NR_CLK 3
414 421
415 /* VENCSYS */ 422 /* VENCSYS */
416 423
417 #define CLK_VENC_SMI_COMMON_CON 0 424 #define CLK_VENC_SMI_COMMON_CON 0
418 #define CLK_VENC_VENC 1 425 #define CLK_VENC_VENC 1
419 #define CLK_VENC_SMI_LARB6 2 426 #define CLK_VENC_SMI_LARB6 2
420 #define CLK_VENC_NR_CLK 3 427 #define CLK_VENC_NR_CLK 3
421 428
422 /* JPGDECSYS */ 429 /* JPGDECSYS */
423 430
424 #define CLK_JPGDEC_JPGDEC1 0 431 #define CLK_JPGDEC_JPGDEC1 0
425 #define CLK_JPGDEC_JPGDEC 1 432 #define CLK_JPGDEC_JPGDEC 1
426 #define CLK_JPGDEC_NR_CLK 2 433 #define CLK_JPGDEC_NR_CLK 2
427 434
428 #endif /* _DT_BINDINGS_CLK_MT2712_H */ 435 #endif /* _DT_BINDINGS_CLK_MT2712_H */
429 436
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.