~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/clock/qcom,mmcc-msm8974.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/clock/qcom,mmcc-msm8974.h (Architecture sparc64) and /include/dt-bindings/clock/qcom,mmcc-msm8974.h (Architecture sparc)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 /* SPDX-License-Identifier: GPL-2.0-only */
  2 /*                                                  2 /*
  3  * Copyright (c) 2013, The Linux Foundation. A      3  * Copyright (c) 2013, The Linux Foundation. All rights reserved.
  4  */                                                 4  */
  5                                                     5 
  6 #ifndef _DT_BINDINGS_CLK_MSM_MMCC_8974_H            6 #ifndef _DT_BINDINGS_CLK_MSM_MMCC_8974_H
  7 #define _DT_BINDINGS_CLK_MSM_MMCC_8974_H            7 #define _DT_BINDINGS_CLK_MSM_MMCC_8974_H
  8                                                     8 
  9 #define MMSS_AHB_CLK_SRC                            9 #define MMSS_AHB_CLK_SRC                                0
 10 #define MMSS_AXI_CLK_SRC                           10 #define MMSS_AXI_CLK_SRC                                1
 11 #define MMPLL0                                     11 #define MMPLL0                                          2
 12 #define MMPLL0_VOTE                                12 #define MMPLL0_VOTE                                     3
 13 #define MMPLL1                                     13 #define MMPLL1                                          4
 14 #define MMPLL1_VOTE                                14 #define MMPLL1_VOTE                                     5
 15 #define MMPLL2                                     15 #define MMPLL2                                          6
 16 #define MMPLL3                                     16 #define MMPLL3                                          7
 17 #define CSI0_CLK_SRC                               17 #define CSI0_CLK_SRC                                    8
 18 #define CSI1_CLK_SRC                               18 #define CSI1_CLK_SRC                                    9
 19 #define CSI2_CLK_SRC                               19 #define CSI2_CLK_SRC                                    10
 20 #define CSI3_CLK_SRC                               20 #define CSI3_CLK_SRC                                    11
 21 #define VFE0_CLK_SRC                               21 #define VFE0_CLK_SRC                                    12
 22 #define VFE1_CLK_SRC                               22 #define VFE1_CLK_SRC                                    13
 23 #define MDP_CLK_SRC                                23 #define MDP_CLK_SRC                                     14
 24 #define GFX3D_CLK_SRC                              24 #define GFX3D_CLK_SRC                                   15
 25 #define JPEG0_CLK_SRC                              25 #define JPEG0_CLK_SRC                                   16
 26 #define JPEG1_CLK_SRC                              26 #define JPEG1_CLK_SRC                                   17
 27 #define JPEG2_CLK_SRC                              27 #define JPEG2_CLK_SRC                                   18
 28 #define PCLK0_CLK_SRC                              28 #define PCLK0_CLK_SRC                                   19
 29 #define PCLK1_CLK_SRC                              29 #define PCLK1_CLK_SRC                                   20
 30 #define VCODEC0_CLK_SRC                            30 #define VCODEC0_CLK_SRC                                 21
 31 #define CCI_CLK_SRC                                31 #define CCI_CLK_SRC                                     22
 32 #define CAMSS_GP0_CLK_SRC                          32 #define CAMSS_GP0_CLK_SRC                               23
 33 #define CAMSS_GP1_CLK_SRC                          33 #define CAMSS_GP1_CLK_SRC                               24
 34 #define MCLK0_CLK_SRC                              34 #define MCLK0_CLK_SRC                                   25
 35 #define MCLK1_CLK_SRC                              35 #define MCLK1_CLK_SRC                                   26
 36 #define MCLK2_CLK_SRC                              36 #define MCLK2_CLK_SRC                                   27
 37 #define MCLK3_CLK_SRC                              37 #define MCLK3_CLK_SRC                                   28
 38 #define CSI0PHYTIMER_CLK_SRC                       38 #define CSI0PHYTIMER_CLK_SRC                            29
 39 #define CSI1PHYTIMER_CLK_SRC                       39 #define CSI1PHYTIMER_CLK_SRC                            30
 40 #define CSI2PHYTIMER_CLK_SRC                       40 #define CSI2PHYTIMER_CLK_SRC                            31
 41 #define CPP_CLK_SRC                                41 #define CPP_CLK_SRC                                     32
 42 #define BYTE0_CLK_SRC                              42 #define BYTE0_CLK_SRC                                   33
 43 #define BYTE1_CLK_SRC                              43 #define BYTE1_CLK_SRC                                   34
 44 #define EDPAUX_CLK_SRC                             44 #define EDPAUX_CLK_SRC                                  35
 45 #define EDPLINK_CLK_SRC                            45 #define EDPLINK_CLK_SRC                                 36
 46 #define EDPPIXEL_CLK_SRC                           46 #define EDPPIXEL_CLK_SRC                                37
 47 #define ESC0_CLK_SRC                               47 #define ESC0_CLK_SRC                                    38
 48 #define ESC1_CLK_SRC                               48 #define ESC1_CLK_SRC                                    39
 49 #define EXTPCLK_CLK_SRC                            49 #define EXTPCLK_CLK_SRC                                 40
 50 #define HDMI_CLK_SRC                               50 #define HDMI_CLK_SRC                                    41
 51 #define VSYNC_CLK_SRC                              51 #define VSYNC_CLK_SRC                                   42
 52 #define MMSS_RBCPR_CLK_SRC                         52 #define MMSS_RBCPR_CLK_SRC                              43
 53 #define CAMSS_CCI_CCI_AHB_CLK                      53 #define CAMSS_CCI_CCI_AHB_CLK                           44
 54 #define CAMSS_CCI_CCI_CLK                          54 #define CAMSS_CCI_CCI_CLK                               45
 55 #define CAMSS_CSI0_AHB_CLK                         55 #define CAMSS_CSI0_AHB_CLK                              46
 56 #define CAMSS_CSI0_CLK                             56 #define CAMSS_CSI0_CLK                                  47
 57 #define CAMSS_CSI0PHY_CLK                          57 #define CAMSS_CSI0PHY_CLK                               48
 58 #define CAMSS_CSI0PIX_CLK                          58 #define CAMSS_CSI0PIX_CLK                               49
 59 #define CAMSS_CSI0RDI_CLK                          59 #define CAMSS_CSI0RDI_CLK                               50
 60 #define CAMSS_CSI1_AHB_CLK                         60 #define CAMSS_CSI1_AHB_CLK                              51
 61 #define CAMSS_CSI1_CLK                             61 #define CAMSS_CSI1_CLK                                  52
 62 #define CAMSS_CSI1PHY_CLK                          62 #define CAMSS_CSI1PHY_CLK                               53
 63 #define CAMSS_CSI1PIX_CLK                          63 #define CAMSS_CSI1PIX_CLK                               54
 64 #define CAMSS_CSI1RDI_CLK                          64 #define CAMSS_CSI1RDI_CLK                               55
 65 #define CAMSS_CSI2_AHB_CLK                         65 #define CAMSS_CSI2_AHB_CLK                              56
 66 #define CAMSS_CSI2_CLK                             66 #define CAMSS_CSI2_CLK                                  57
 67 #define CAMSS_CSI2PHY_CLK                          67 #define CAMSS_CSI2PHY_CLK                               58
 68 #define CAMSS_CSI2PIX_CLK                          68 #define CAMSS_CSI2PIX_CLK                               59
 69 #define CAMSS_CSI2RDI_CLK                          69 #define CAMSS_CSI2RDI_CLK                               60
 70 #define CAMSS_CSI3_AHB_CLK                         70 #define CAMSS_CSI3_AHB_CLK                              61
 71 #define CAMSS_CSI3_CLK                             71 #define CAMSS_CSI3_CLK                                  62
 72 #define CAMSS_CSI3PHY_CLK                          72 #define CAMSS_CSI3PHY_CLK                               63
 73 #define CAMSS_CSI3PIX_CLK                          73 #define CAMSS_CSI3PIX_CLK                               64
 74 #define CAMSS_CSI3RDI_CLK                          74 #define CAMSS_CSI3RDI_CLK                               65
 75 #define CAMSS_CSI_VFE0_CLK                         75 #define CAMSS_CSI_VFE0_CLK                              66
 76 #define CAMSS_CSI_VFE1_CLK                         76 #define CAMSS_CSI_VFE1_CLK                              67
 77 #define CAMSS_GP0_CLK                              77 #define CAMSS_GP0_CLK                                   68
 78 #define CAMSS_GP1_CLK                              78 #define CAMSS_GP1_CLK                                   69
 79 #define CAMSS_ISPIF_AHB_CLK                        79 #define CAMSS_ISPIF_AHB_CLK                             70
 80 #define CAMSS_JPEG_JPEG0_CLK                       80 #define CAMSS_JPEG_JPEG0_CLK                            71
 81 #define CAMSS_JPEG_JPEG1_CLK                       81 #define CAMSS_JPEG_JPEG1_CLK                            72
 82 #define CAMSS_JPEG_JPEG2_CLK                       82 #define CAMSS_JPEG_JPEG2_CLK                            73
 83 #define CAMSS_JPEG_JPEG_AHB_CLK                    83 #define CAMSS_JPEG_JPEG_AHB_CLK                         74
 84 #define CAMSS_JPEG_JPEG_AXI_CLK                    84 #define CAMSS_JPEG_JPEG_AXI_CLK                         75
 85 #define CAMSS_JPEG_JPEG_OCMEMNOC_CLK               85 #define CAMSS_JPEG_JPEG_OCMEMNOC_CLK                    76
 86 #define CAMSS_MCLK0_CLK                            86 #define CAMSS_MCLK0_CLK                                 77
 87 #define CAMSS_MCLK1_CLK                            87 #define CAMSS_MCLK1_CLK                                 78
 88 #define CAMSS_MCLK2_CLK                            88 #define CAMSS_MCLK2_CLK                                 79
 89 #define CAMSS_MCLK3_CLK                            89 #define CAMSS_MCLK3_CLK                                 80
 90 #define CAMSS_MICRO_AHB_CLK                        90 #define CAMSS_MICRO_AHB_CLK                             81
 91 #define CAMSS_PHY0_CSI0PHYTIMER_CLK                91 #define CAMSS_PHY0_CSI0PHYTIMER_CLK                     82
 92 #define CAMSS_PHY1_CSI1PHYTIMER_CLK                92 #define CAMSS_PHY1_CSI1PHYTIMER_CLK                     83
 93 #define CAMSS_PHY2_CSI2PHYTIMER_CLK                93 #define CAMSS_PHY2_CSI2PHYTIMER_CLK                     84
 94 #define CAMSS_TOP_AHB_CLK                          94 #define CAMSS_TOP_AHB_CLK                               85
 95 #define CAMSS_VFE_CPP_AHB_CLK                      95 #define CAMSS_VFE_CPP_AHB_CLK                           86
 96 #define CAMSS_VFE_CPP_CLK                          96 #define CAMSS_VFE_CPP_CLK                               87
 97 #define CAMSS_VFE_VFE0_CLK                         97 #define CAMSS_VFE_VFE0_CLK                              88
 98 #define CAMSS_VFE_VFE1_CLK                         98 #define CAMSS_VFE_VFE1_CLK                              89
 99 #define CAMSS_VFE_VFE_AHB_CLK                      99 #define CAMSS_VFE_VFE_AHB_CLK                           90
100 #define CAMSS_VFE_VFE_AXI_CLK                     100 #define CAMSS_VFE_VFE_AXI_CLK                           91
101 #define CAMSS_VFE_VFE_OCMEMNOC_CLK                101 #define CAMSS_VFE_VFE_OCMEMNOC_CLK                      92
102 #define MDSS_AHB_CLK                              102 #define MDSS_AHB_CLK                                    93
103 #define MDSS_AXI_CLK                              103 #define MDSS_AXI_CLK                                    94
104 #define MDSS_BYTE0_CLK                            104 #define MDSS_BYTE0_CLK                                  95
105 #define MDSS_BYTE1_CLK                            105 #define MDSS_BYTE1_CLK                                  96
106 #define MDSS_EDPAUX_CLK                           106 #define MDSS_EDPAUX_CLK                                 97
107 #define MDSS_EDPLINK_CLK                          107 #define MDSS_EDPLINK_CLK                                98
108 #define MDSS_EDPPIXEL_CLK                         108 #define MDSS_EDPPIXEL_CLK                               99
109 #define MDSS_ESC0_CLK                             109 #define MDSS_ESC0_CLK                                   100
110 #define MDSS_ESC1_CLK                             110 #define MDSS_ESC1_CLK                                   101
111 #define MDSS_EXTPCLK_CLK                          111 #define MDSS_EXTPCLK_CLK                                102
112 #define MDSS_HDMI_AHB_CLK                         112 #define MDSS_HDMI_AHB_CLK                               103
113 #define MDSS_HDMI_CLK                             113 #define MDSS_HDMI_CLK                                   104
114 #define MDSS_MDP_CLK                              114 #define MDSS_MDP_CLK                                    105
115 #define MDSS_MDP_LUT_CLK                          115 #define MDSS_MDP_LUT_CLK                                106
116 #define MDSS_PCLK0_CLK                            116 #define MDSS_PCLK0_CLK                                  107
117 #define MDSS_PCLK1_CLK                            117 #define MDSS_PCLK1_CLK                                  108
118 #define MDSS_VSYNC_CLK                            118 #define MDSS_VSYNC_CLK                                  109
119 #define MMSS_MISC_AHB_CLK                         119 #define MMSS_MISC_AHB_CLK                               110
120 #define MMSS_MMSSNOC_AHB_CLK                      120 #define MMSS_MMSSNOC_AHB_CLK                            111
121 #define MMSS_MMSSNOC_BTO_AHB_CLK                  121 #define MMSS_MMSSNOC_BTO_AHB_CLK                        112
122 #define MMSS_MMSSNOC_AXI_CLK                      122 #define MMSS_MMSSNOC_AXI_CLK                            113
123 #define MMSS_S0_AXI_CLK                           123 #define MMSS_S0_AXI_CLK                                 114
124 #define OCMEMCX_OCMEMNOC_CLK                      124 #define OCMEMCX_OCMEMNOC_CLK                            116
125 #define OXILI_OCMEMGX_CLK                         125 #define OXILI_OCMEMGX_CLK                               117
126 #define OCMEMNOC_CLK                              126 #define OCMEMNOC_CLK                                    118
127 #define OXILI_GFX3D_CLK                           127 #define OXILI_GFX3D_CLK                                 119
128 #define OXILICX_AHB_CLK                           128 #define OXILICX_AHB_CLK                                 120
129 #define OXILICX_AXI_CLK                           129 #define OXILICX_AXI_CLK                                 121
130 #define VENUS0_AHB_CLK                            130 #define VENUS0_AHB_CLK                                  122
131 #define VENUS0_AXI_CLK                            131 #define VENUS0_AXI_CLK                                  123
132 #define VENUS0_OCMEMNOC_CLK                       132 #define VENUS0_OCMEMNOC_CLK                             124
133 #define VENUS0_VCODEC0_CLK                        133 #define VENUS0_VCODEC0_CLK                              125
134 #define OCMEMNOC_CLK_SRC                          134 #define OCMEMNOC_CLK_SRC                                126
135 #define SPDM_JPEG0                                135 #define SPDM_JPEG0                                      127
136 #define SPDM_JPEG1                                136 #define SPDM_JPEG1                                      128
137 #define SPDM_MDP                                  137 #define SPDM_MDP                                        129
138 #define SPDM_AXI                                  138 #define SPDM_AXI                                        130
139 #define SPDM_VCODEC0                              139 #define SPDM_VCODEC0                                    131
140 #define SPDM_VFE0                                 140 #define SPDM_VFE0                                       132
141 #define SPDM_VFE1                                 141 #define SPDM_VFE1                                       133
142 #define SPDM_JPEG2                                142 #define SPDM_JPEG2                                      134
143 #define SPDM_PCLK1                                143 #define SPDM_PCLK1                                      135
144 #define SPDM_GFX3D                                144 #define SPDM_GFX3D                                      136
145 #define SPDM_AHB                                  145 #define SPDM_AHB                                        137
146 #define SPDM_PCLK0                                146 #define SPDM_PCLK0                                      138
147 #define SPDM_OCMEMNOC                             147 #define SPDM_OCMEMNOC                                   139
148 #define SPDM_CSI0                                 148 #define SPDM_CSI0                                       140
149 #define SPDM_RM_AXI                               149 #define SPDM_RM_AXI                                     141
150 #define SPDM_RM_OCMEMNOC                          150 #define SPDM_RM_OCMEMNOC                                142
151                                                   151 
152 /* gdscs */                                       152 /* gdscs */
153 #define VENUS0_GDSC                               153 #define VENUS0_GDSC                                     0
154 #define MDSS_GDSC                                 154 #define MDSS_GDSC                                       1
155 #define CAMSS_JPEG_GDSC                           155 #define CAMSS_JPEG_GDSC                                 2
156 #define CAMSS_VFE_GDSC                            156 #define CAMSS_VFE_GDSC                                  3
157 #define OXILI_GDSC                                157 #define OXILI_GDSC                                      4
158 #define OXILICX_GDSC                              158 #define OXILICX_GDSC                                    5
159                                                   159 
160 #endif                                            160 #endif
161                                                   161 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php