~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/clock/qcom,sm4450-dispcc.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/clock/qcom,sm4450-dispcc.h (Architecture i386) and /include/dt-bindings/clock/qcom,sm4450-dispcc.h (Architecture ppc)


  1 /* SPDX-License-Identifier: (GPL-2.0-only OR B      1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2 /*                                                  2 /*
  3  * Copyright (c) 2024, Qualcomm Innovation Cen      3  * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  4  */                                                 4  */
  5                                                     5 
  6 #ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H      6 #ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H
  7 #define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H      7 #define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H
  8                                                     8 
  9 /* DISP_CC clocks */                                9 /* DISP_CC clocks */
 10 #define DISP_CC_MDSS_AHB1_CLK                      10 #define DISP_CC_MDSS_AHB1_CLK                                   0
 11 #define DISP_CC_MDSS_AHB_CLK                       11 #define DISP_CC_MDSS_AHB_CLK                                    1
 12 #define DISP_CC_MDSS_AHB_CLK_SRC                   12 #define DISP_CC_MDSS_AHB_CLK_SRC                                2
 13 #define DISP_CC_MDSS_BYTE0_CLK                     13 #define DISP_CC_MDSS_BYTE0_CLK                                  3
 14 #define DISP_CC_MDSS_BYTE0_CLK_SRC                 14 #define DISP_CC_MDSS_BYTE0_CLK_SRC                              4
 15 #define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC             15 #define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC                          5
 16 #define DISP_CC_MDSS_BYTE0_INTF_CLK                16 #define DISP_CC_MDSS_BYTE0_INTF_CLK                             6
 17 #define DISP_CC_MDSS_ESC0_CLK                      17 #define DISP_CC_MDSS_ESC0_CLK                                   7
 18 #define DISP_CC_MDSS_ESC0_CLK_SRC                  18 #define DISP_CC_MDSS_ESC0_CLK_SRC                               8
 19 #define DISP_CC_MDSS_MDP1_CLK                      19 #define DISP_CC_MDSS_MDP1_CLK                                   9
 20 #define DISP_CC_MDSS_MDP_CLK                       20 #define DISP_CC_MDSS_MDP_CLK                                    10
 21 #define DISP_CC_MDSS_MDP_CLK_SRC                   21 #define DISP_CC_MDSS_MDP_CLK_SRC                                11
 22 #define DISP_CC_MDSS_MDP_LUT1_CLK                  22 #define DISP_CC_MDSS_MDP_LUT1_CLK                               12
 23 #define DISP_CC_MDSS_MDP_LUT_CLK                   23 #define DISP_CC_MDSS_MDP_LUT_CLK                                13
 24 #define DISP_CC_MDSS_NON_GDSC_AHB_CLK              24 #define DISP_CC_MDSS_NON_GDSC_AHB_CLK                           14
 25 #define DISP_CC_MDSS_PCLK0_CLK                     25 #define DISP_CC_MDSS_PCLK0_CLK                                  15
 26 #define DISP_CC_MDSS_PCLK0_CLK_SRC                 26 #define DISP_CC_MDSS_PCLK0_CLK_SRC                              16
 27 #define DISP_CC_MDSS_ROT1_CLK                      27 #define DISP_CC_MDSS_ROT1_CLK                                   17
 28 #define DISP_CC_MDSS_ROT_CLK                       28 #define DISP_CC_MDSS_ROT_CLK                                    18
 29 #define DISP_CC_MDSS_ROT_CLK_SRC                   29 #define DISP_CC_MDSS_ROT_CLK_SRC                                19
 30 #define DISP_CC_MDSS_RSCC_AHB_CLK                  30 #define DISP_CC_MDSS_RSCC_AHB_CLK                               20
 31 #define DISP_CC_MDSS_RSCC_VSYNC_CLK                31 #define DISP_CC_MDSS_RSCC_VSYNC_CLK                             21
 32 #define DISP_CC_MDSS_VSYNC1_CLK                    32 #define DISP_CC_MDSS_VSYNC1_CLK                                 22
 33 #define DISP_CC_MDSS_VSYNC_CLK                     33 #define DISP_CC_MDSS_VSYNC_CLK                                  23
 34 #define DISP_CC_MDSS_VSYNC_CLK_SRC                 34 #define DISP_CC_MDSS_VSYNC_CLK_SRC                              24
 35 #define DISP_CC_PLL0                               35 #define DISP_CC_PLL0                                            25
 36 #define DISP_CC_PLL1                               36 #define DISP_CC_PLL1                                            26
 37 #define DISP_CC_SLEEP_CLK                          37 #define DISP_CC_SLEEP_CLK                                       27
 38 #define DISP_CC_SLEEP_CLK_SRC                      38 #define DISP_CC_SLEEP_CLK_SRC                                   28
 39 #define DISP_CC_XO_CLK                             39 #define DISP_CC_XO_CLK                                          29
 40 #define DISP_CC_XO_CLK_SRC                         40 #define DISP_CC_XO_CLK_SRC                                      30
 41                                                    41 
 42 /* DISP_CC power domains */                        42 /* DISP_CC power domains */
 43 #define DISP_CC_MDSS_CORE_GDSC                     43 #define DISP_CC_MDSS_CORE_GDSC                                  0
 44 #define DISP_CC_MDSS_CORE_INT2_GDSC                44 #define DISP_CC_MDSS_CORE_INT2_GDSC                             1
 45                                                    45 
 46 /* DISP_CC resets */                               46 /* DISP_CC resets */
 47 #define DISP_CC_MDSS_CORE_BCR                      47 #define DISP_CC_MDSS_CORE_BCR                                   0
 48 #define DISP_CC_MDSS_CORE_INT2_BCR                 48 #define DISP_CC_MDSS_CORE_INT2_BCR                              1
 49 #define DISP_CC_MDSS_RSCC_BCR                      49 #define DISP_CC_MDSS_RSCC_BCR                                   2
 50                                                    50 
 51 #endif                                             51 #endif
 52                                                    52 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php