1 /* SPDX-License-Identifier: GPL-2.0-or-later * 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 2 /* 2 /* 3 * Copyright (c) 2016 Rockchip Electronics Co. 3 * Copyright (c) 2016 Rockchip Electronics Co. Ltd. 4 * Author: Elaine <zhangqing@rock-chips.com> 4 * Author: Elaine <zhangqing@rock-chips.com> 5 */ 5 */ 6 6 7 #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H 7 #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H 8 #define _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H 8 #define _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H 9 9 10 /* core clocks */ 10 /* core clocks */ 11 #define PLL_APLL 1 11 #define PLL_APLL 1 12 #define PLL_DPLL 2 12 #define PLL_DPLL 2 13 #define PLL_CPLL 3 13 #define PLL_CPLL 3 14 #define PLL_GPLL 4 14 #define PLL_GPLL 4 15 #define PLL_NPLL 5 15 #define PLL_NPLL 5 16 #define ARMCLK 6 16 #define ARMCLK 6 17 17 18 /* sclk gates (special clocks) */ 18 /* sclk gates (special clocks) */ 19 #define SCLK_RTC32K 30 19 #define SCLK_RTC32K 30 20 #define SCLK_SDMMC_EXT 31 20 #define SCLK_SDMMC_EXT 31 21 #define SCLK_SPI 32 21 #define SCLK_SPI 32 22 #define SCLK_SDMMC 33 22 #define SCLK_SDMMC 33 23 #define SCLK_SDIO 34 23 #define SCLK_SDIO 34 24 #define SCLK_EMMC 35 24 #define SCLK_EMMC 35 25 #define SCLK_TSADC 36 25 #define SCLK_TSADC 36 26 #define SCLK_SARADC 37 26 #define SCLK_SARADC 37 27 #define SCLK_UART0 38 27 #define SCLK_UART0 38 28 #define SCLK_UART1 39 28 #define SCLK_UART1 39 29 #define SCLK_UART2 40 29 #define SCLK_UART2 40 30 #define SCLK_I2S0 41 30 #define SCLK_I2S0 41 31 #define SCLK_I2S1 42 31 #define SCLK_I2S1 42 32 #define SCLK_I2S2 43 32 #define SCLK_I2S2 43 33 #define SCLK_I2S1_OUT 44 33 #define SCLK_I2S1_OUT 44 34 #define SCLK_I2S2_OUT 45 34 #define SCLK_I2S2_OUT 45 35 #define SCLK_SPDIF 46 35 #define SCLK_SPDIF 46 36 #define SCLK_TIMER0 47 36 #define SCLK_TIMER0 47 37 #define SCLK_TIMER1 48 37 #define SCLK_TIMER1 48 38 #define SCLK_TIMER2 49 38 #define SCLK_TIMER2 49 39 #define SCLK_TIMER3 50 39 #define SCLK_TIMER3 50 40 #define SCLK_TIMER4 51 40 #define SCLK_TIMER4 51 41 #define SCLK_TIMER5 52 41 #define SCLK_TIMER5 52 42 #define SCLK_WIFI 53 42 #define SCLK_WIFI 53 43 #define SCLK_CIF_OUT 54 43 #define SCLK_CIF_OUT 54 44 #define SCLK_I2C0 55 44 #define SCLK_I2C0 55 45 #define SCLK_I2C1 56 45 #define SCLK_I2C1 56 46 #define SCLK_I2C2 57 46 #define SCLK_I2C2 57 47 #define SCLK_I2C3 58 47 #define SCLK_I2C3 58 48 #define SCLK_CRYPTO 59 48 #define SCLK_CRYPTO 59 49 #define SCLK_PWM 60 49 #define SCLK_PWM 60 50 #define SCLK_PDM 61 50 #define SCLK_PDM 61 51 #define SCLK_EFUSE 62 51 #define SCLK_EFUSE 62 52 #define SCLK_OTP 63 52 #define SCLK_OTP 63 53 #define SCLK_DDRCLK 64 53 #define SCLK_DDRCLK 64 54 #define SCLK_VDEC_CABAC 65 54 #define SCLK_VDEC_CABAC 65 55 #define SCLK_VDEC_CORE 66 55 #define SCLK_VDEC_CORE 66 56 #define SCLK_VENC_DSP 67 56 #define SCLK_VENC_DSP 67 57 #define SCLK_VENC_CORE 68 57 #define SCLK_VENC_CORE 68 58 #define SCLK_RGA 69 58 #define SCLK_RGA 69 59 #define SCLK_HDMI_SFC 70 59 #define SCLK_HDMI_SFC 70 60 #define SCLK_HDMI_CEC 71 60 #define SCLK_HDMI_CEC 71 61 #define SCLK_USB3_REF 72 61 #define SCLK_USB3_REF 72 62 #define SCLK_USB3_SUSPEND 73 62 #define SCLK_USB3_SUSPEND 73 63 #define SCLK_SDMMC_DRV 74 63 #define SCLK_SDMMC_DRV 74 64 #define SCLK_SDIO_DRV 75 64 #define SCLK_SDIO_DRV 75 65 #define SCLK_EMMC_DRV 76 65 #define SCLK_EMMC_DRV 76 66 #define SCLK_SDMMC_EXT_DRV 77 66 #define SCLK_SDMMC_EXT_DRV 77 67 #define SCLK_SDMMC_SAMPLE 78 67 #define SCLK_SDMMC_SAMPLE 78 68 #define SCLK_SDIO_SAMPLE 79 68 #define SCLK_SDIO_SAMPLE 79 69 #define SCLK_EMMC_SAMPLE 80 69 #define SCLK_EMMC_SAMPLE 80 70 #define SCLK_SDMMC_EXT_SAMPLE 81 70 #define SCLK_SDMMC_EXT_SAMPLE 81 71 #define SCLK_VOP 82 71 #define SCLK_VOP 82 72 #define SCLK_MAC2PHY_RXTX 83 72 #define SCLK_MAC2PHY_RXTX 83 73 #define SCLK_MAC2PHY_SRC 84 73 #define SCLK_MAC2PHY_SRC 84 74 #define SCLK_MAC2PHY_REF 85 74 #define SCLK_MAC2PHY_REF 85 75 #define SCLK_MAC2PHY_OUT 86 75 #define SCLK_MAC2PHY_OUT 86 76 #define SCLK_MAC2IO_RX 87 76 #define SCLK_MAC2IO_RX 87 77 #define SCLK_MAC2IO_TX 88 77 #define SCLK_MAC2IO_TX 88 78 #define SCLK_MAC2IO_REFOUT 89 78 #define SCLK_MAC2IO_REFOUT 89 79 #define SCLK_MAC2IO_REF 90 79 #define SCLK_MAC2IO_REF 90 80 #define SCLK_MAC2IO_OUT 91 80 #define SCLK_MAC2IO_OUT 91 81 #define SCLK_TSP 92 81 #define SCLK_TSP 92 82 #define SCLK_HSADC_TSP 93 82 #define SCLK_HSADC_TSP 93 83 #define SCLK_USB3PHY_REF 94 83 #define SCLK_USB3PHY_REF 94 84 #define SCLK_REF_USB3OTG 95 84 #define SCLK_REF_USB3OTG 95 85 #define SCLK_USB3OTG_REF 96 85 #define SCLK_USB3OTG_REF 96 86 #define SCLK_USB3OTG_SUSPEND 97 86 #define SCLK_USB3OTG_SUSPEND 97 87 #define SCLK_REF_USB3OTG_SRC 98 87 #define SCLK_REF_USB3OTG_SRC 98 88 #define SCLK_MAC2IO_SRC 99 88 #define SCLK_MAC2IO_SRC 99 89 #define SCLK_MAC2IO 100 89 #define SCLK_MAC2IO 100 90 #define SCLK_MAC2PHY 101 90 #define SCLK_MAC2PHY 101 91 #define SCLK_MAC2IO_EXT 102 91 #define SCLK_MAC2IO_EXT 102 92 92 93 /* dclk gates */ 93 /* dclk gates */ 94 #define DCLK_LCDC 120 94 #define DCLK_LCDC 120 95 #define DCLK_HDMIPHY 121 95 #define DCLK_HDMIPHY 121 96 #define HDMIPHY 122 96 #define HDMIPHY 122 97 #define USB480M 123 97 #define USB480M 123 98 #define DCLK_LCDC_SRC 124 98 #define DCLK_LCDC_SRC 124 99 99 100 /* aclk gates */ 100 /* aclk gates */ 101 #define ACLK_AXISRAM 130 101 #define ACLK_AXISRAM 130 102 #define ACLK_VOP_PRE 131 102 #define ACLK_VOP_PRE 131 103 #define ACLK_USB3OTG 132 103 #define ACLK_USB3OTG 132 104 #define ACLK_RGA_PRE 133 104 #define ACLK_RGA_PRE 133 105 #define ACLK_DMAC 134 105 #define ACLK_DMAC 134 106 #define ACLK_GPU 135 106 #define ACLK_GPU 135 107 #define ACLK_BUS_PRE 136 107 #define ACLK_BUS_PRE 136 108 #define ACLK_PERI_PRE 137 108 #define ACLK_PERI_PRE 137 109 #define ACLK_RKVDEC_PRE 138 109 #define ACLK_RKVDEC_PRE 138 110 #define ACLK_RKVDEC 139 110 #define ACLK_RKVDEC 139 111 #define ACLK_RKVENC 140 111 #define ACLK_RKVENC 140 112 #define ACLK_VPU_PRE 141 112 #define ACLK_VPU_PRE 141 113 #define ACLK_VIO_PRE 142 113 #define ACLK_VIO_PRE 142 114 #define ACLK_VPU 143 114 #define ACLK_VPU 143 115 #define ACLK_VIO 144 115 #define ACLK_VIO 144 116 #define ACLK_VOP 145 116 #define ACLK_VOP 145 117 #define ACLK_GMAC 146 117 #define ACLK_GMAC 146 118 #define ACLK_H265 147 118 #define ACLK_H265 147 119 #define ACLK_H264 148 119 #define ACLK_H264 148 120 #define ACLK_MAC2PHY 149 120 #define ACLK_MAC2PHY 149 121 #define ACLK_MAC2IO 150 121 #define ACLK_MAC2IO 150 122 #define ACLK_DCF 151 122 #define ACLK_DCF 151 123 #define ACLK_TSP 152 123 #define ACLK_TSP 152 124 #define ACLK_PERI 153 124 #define ACLK_PERI 153 125 #define ACLK_RGA 154 125 #define ACLK_RGA 154 126 #define ACLK_IEP 155 126 #define ACLK_IEP 155 127 #define ACLK_CIF 156 127 #define ACLK_CIF 156 128 #define ACLK_HDCP 157 128 #define ACLK_HDCP 157 129 129 130 /* pclk gates */ 130 /* pclk gates */ 131 #define PCLK_GPIO0 200 131 #define PCLK_GPIO0 200 132 #define PCLK_GPIO1 201 132 #define PCLK_GPIO1 201 133 #define PCLK_GPIO2 202 133 #define PCLK_GPIO2 202 134 #define PCLK_GPIO3 203 134 #define PCLK_GPIO3 203 135 #define PCLK_GRF 204 135 #define PCLK_GRF 204 136 #define PCLK_I2C0 205 136 #define PCLK_I2C0 205 137 #define PCLK_I2C1 206 137 #define PCLK_I2C1 206 138 #define PCLK_I2C2 207 138 #define PCLK_I2C2 207 139 #define PCLK_I2C3 208 139 #define PCLK_I2C3 208 140 #define PCLK_SPI 209 140 #define PCLK_SPI 209 141 #define PCLK_UART0 210 141 #define PCLK_UART0 210 142 #define PCLK_UART1 211 142 #define PCLK_UART1 211 143 #define PCLK_UART2 212 143 #define PCLK_UART2 212 144 #define PCLK_TSADC 213 144 #define PCLK_TSADC 213 145 #define PCLK_PWM 214 145 #define PCLK_PWM 214 146 #define PCLK_TIMER 215 146 #define PCLK_TIMER 215 147 #define PCLK_BUS_PRE 216 147 #define PCLK_BUS_PRE 216 148 #define PCLK_PERI_PRE 217 148 #define PCLK_PERI_PRE 217 149 #define PCLK_HDMI_CTRL 218 149 #define PCLK_HDMI_CTRL 218 150 #define PCLK_HDMI_PHY 219 150 #define PCLK_HDMI_PHY 219 151 #define PCLK_GMAC 220 151 #define PCLK_GMAC 220 152 #define PCLK_H265 221 152 #define PCLK_H265 221 153 #define PCLK_MAC2PHY 222 153 #define PCLK_MAC2PHY 222 154 #define PCLK_MAC2IO 223 154 #define PCLK_MAC2IO 223 155 #define PCLK_USB3PHY_OTG 224 155 #define PCLK_USB3PHY_OTG 224 156 #define PCLK_USB3PHY_PIPE 225 156 #define PCLK_USB3PHY_PIPE 225 157 #define PCLK_USB3_GRF 226 157 #define PCLK_USB3_GRF 226 158 #define PCLK_USB2_GRF 227 158 #define PCLK_USB2_GRF 227 159 #define PCLK_HDMIPHY 228 159 #define PCLK_HDMIPHY 228 160 #define PCLK_DDR 229 160 #define PCLK_DDR 229 161 #define PCLK_PERI 230 161 #define PCLK_PERI 230 162 #define PCLK_HDMI 231 162 #define PCLK_HDMI 231 163 #define PCLK_HDCP 232 163 #define PCLK_HDCP 232 164 #define PCLK_DCF 233 164 #define PCLK_DCF 233 165 #define PCLK_SARADC 234 165 #define PCLK_SARADC 234 166 #define PCLK_ACODECPHY 235 166 #define PCLK_ACODECPHY 235 167 #define PCLK_WDT 236 167 #define PCLK_WDT 236 168 168 169 /* hclk gates */ 169 /* hclk gates */ 170 #define HCLK_PERI 308 170 #define HCLK_PERI 308 171 #define HCLK_TSP 309 171 #define HCLK_TSP 309 172 #define HCLK_GMAC 310 172 #define HCLK_GMAC 310 173 #define HCLK_I2S0_8CH 311 173 #define HCLK_I2S0_8CH 311 174 #define HCLK_I2S1_8CH 312 174 #define HCLK_I2S1_8CH 312 175 #define HCLK_I2S2_2CH 313 175 #define HCLK_I2S2_2CH 313 176 #define HCLK_SPDIF_8CH 314 176 #define HCLK_SPDIF_8CH 314 177 #define HCLK_VOP 315 177 #define HCLK_VOP 315 178 #define HCLK_NANDC 316 178 #define HCLK_NANDC 316 179 #define HCLK_SDMMC 317 179 #define HCLK_SDMMC 317 180 #define HCLK_SDIO 318 180 #define HCLK_SDIO 318 181 #define HCLK_EMMC 319 181 #define HCLK_EMMC 319 182 #define HCLK_SDMMC_EXT 320 182 #define HCLK_SDMMC_EXT 320 183 #define HCLK_RKVDEC_PRE 321 183 #define HCLK_RKVDEC_PRE 321 184 #define HCLK_RKVDEC 322 184 #define HCLK_RKVDEC 322 185 #define HCLK_RKVENC 323 185 #define HCLK_RKVENC 323 186 #define HCLK_VPU_PRE 324 186 #define HCLK_VPU_PRE 324 187 #define HCLK_VIO_PRE 325 187 #define HCLK_VIO_PRE 325 188 #define HCLK_VPU 326 188 #define HCLK_VPU 326 189 #define HCLK_BUS_PRE 328 189 #define HCLK_BUS_PRE 328 190 #define HCLK_PERI_PRE 329 190 #define HCLK_PERI_PRE 329 191 #define HCLK_H264 330 191 #define HCLK_H264 330 192 #define HCLK_CIF 331 192 #define HCLK_CIF 331 193 #define HCLK_OTG_PMU 332 193 #define HCLK_OTG_PMU 332 194 #define HCLK_OTG 333 194 #define HCLK_OTG 333 195 #define HCLK_HOST0 334 195 #define HCLK_HOST0 334 196 #define HCLK_HOST0_ARB 335 196 #define HCLK_HOST0_ARB 335 197 #define HCLK_CRYPTO_MST 336 197 #define HCLK_CRYPTO_MST 336 198 #define HCLK_CRYPTO_SLV 337 198 #define HCLK_CRYPTO_SLV 337 199 #define HCLK_PDM 338 199 #define HCLK_PDM 338 200 #define HCLK_IEP 339 200 #define HCLK_IEP 339 201 #define HCLK_RGA 340 201 #define HCLK_RGA 340 202 #define HCLK_HDCP 341 202 #define HCLK_HDCP 341 203 203 204 /* soft-reset indices */ 204 /* soft-reset indices */ 205 #define SRST_CORE0_PO 0 205 #define SRST_CORE0_PO 0 206 #define SRST_CORE1_PO 1 206 #define SRST_CORE1_PO 1 207 #define SRST_CORE2_PO 2 207 #define SRST_CORE2_PO 2 208 #define SRST_CORE3_PO 3 208 #define SRST_CORE3_PO 3 209 #define SRST_CORE0 4 209 #define SRST_CORE0 4 210 #define SRST_CORE1 5 210 #define SRST_CORE1 5 211 #define SRST_CORE2 6 211 #define SRST_CORE2 6 212 #define SRST_CORE3 7 212 #define SRST_CORE3 7 213 #define SRST_CORE0_DBG 8 213 #define SRST_CORE0_DBG 8 214 #define SRST_CORE1_DBG 9 214 #define SRST_CORE1_DBG 9 215 #define SRST_CORE2_DBG 10 215 #define SRST_CORE2_DBG 10 216 #define SRST_CORE3_DBG 11 216 #define SRST_CORE3_DBG 11 217 #define SRST_TOPDBG 12 217 #define SRST_TOPDBG 12 218 #define SRST_CORE_NIU 13 218 #define SRST_CORE_NIU 13 219 #define SRST_STRC_A 14 219 #define SRST_STRC_A 14 220 #define SRST_L2C 15 220 #define SRST_L2C 15 221 221 222 #define SRST_A53_GIC 18 222 #define SRST_A53_GIC 18 223 #define SRST_DAP 19 223 #define SRST_DAP 19 224 #define SRST_PMU_P 21 224 #define SRST_PMU_P 21 225 #define SRST_EFUSE 22 225 #define SRST_EFUSE 22 226 #define SRST_BUSSYS_H 23 226 #define SRST_BUSSYS_H 23 227 #define SRST_BUSSYS_P 24 227 #define SRST_BUSSYS_P 24 228 #define SRST_SPDIF 25 228 #define SRST_SPDIF 25 229 #define SRST_INTMEM 26 229 #define SRST_INTMEM 26 230 #define SRST_ROM 27 230 #define SRST_ROM 27 231 #define SRST_GPIO0 28 231 #define SRST_GPIO0 28 232 #define SRST_GPIO1 29 232 #define SRST_GPIO1 29 233 #define SRST_GPIO2 30 233 #define SRST_GPIO2 30 234 #define SRST_GPIO3 31 234 #define SRST_GPIO3 31 235 235 236 #define SRST_I2S0 32 236 #define SRST_I2S0 32 237 #define SRST_I2S1 33 237 #define SRST_I2S1 33 238 #define SRST_I2S2 34 238 #define SRST_I2S2 34 239 #define SRST_I2S0_H 35 239 #define SRST_I2S0_H 35 240 #define SRST_I2S1_H 36 240 #define SRST_I2S1_H 36 241 #define SRST_I2S2_H 37 241 #define SRST_I2S2_H 37 242 #define SRST_UART0 38 242 #define SRST_UART0 38 243 #define SRST_UART1 39 243 #define SRST_UART1 39 244 #define SRST_UART2 40 244 #define SRST_UART2 40 245 #define SRST_UART0_P 41 245 #define SRST_UART0_P 41 246 #define SRST_UART1_P 42 246 #define SRST_UART1_P 42 247 #define SRST_UART2_P 43 247 #define SRST_UART2_P 43 248 #define SRST_I2C0 44 248 #define SRST_I2C0 44 249 #define SRST_I2C1 45 249 #define SRST_I2C1 45 250 #define SRST_I2C2 46 250 #define SRST_I2C2 46 251 #define SRST_I2C3 47 251 #define SRST_I2C3 47 252 252 253 #define SRST_I2C0_P 48 253 #define SRST_I2C0_P 48 254 #define SRST_I2C1_P 49 254 #define SRST_I2C1_P 49 255 #define SRST_I2C2_P 50 255 #define SRST_I2C2_P 50 256 #define SRST_I2C3_P 51 256 #define SRST_I2C3_P 51 257 #define SRST_EFUSE_SE_P 52 257 #define SRST_EFUSE_SE_P 52 258 #define SRST_EFUSE_NS_P 53 258 #define SRST_EFUSE_NS_P 53 259 #define SRST_PWM0 54 259 #define SRST_PWM0 54 260 #define SRST_PWM0_P 55 260 #define SRST_PWM0_P 55 261 #define SRST_DMA 56 261 #define SRST_DMA 56 262 #define SRST_TSP_A 57 262 #define SRST_TSP_A 57 263 #define SRST_TSP_H 58 263 #define SRST_TSP_H 58 264 #define SRST_TSP 59 264 #define SRST_TSP 59 265 #define SRST_TSP_HSADC 60 265 #define SRST_TSP_HSADC 60 266 #define SRST_DCF_A 61 266 #define SRST_DCF_A 61 267 #define SRST_DCF_P 62 267 #define SRST_DCF_P 62 268 268 269 #define SRST_SCR 64 269 #define SRST_SCR 64 270 #define SRST_SPI 65 270 #define SRST_SPI 65 271 #define SRST_TSADC 66 271 #define SRST_TSADC 66 272 #define SRST_TSADC_P 67 272 #define SRST_TSADC_P 67 273 #define SRST_CRYPTO 68 273 #define SRST_CRYPTO 68 274 #define SRST_SGRF 69 274 #define SRST_SGRF 69 275 #define SRST_GRF 70 275 #define SRST_GRF 70 276 #define SRST_USB_GRF 71 276 #define SRST_USB_GRF 71 277 #define SRST_TIMER_6CH_P 72 277 #define SRST_TIMER_6CH_P 72 278 #define SRST_TIMER0 73 278 #define SRST_TIMER0 73 279 #define SRST_TIMER1 74 279 #define SRST_TIMER1 74 280 #define SRST_TIMER2 75 280 #define SRST_TIMER2 75 281 #define SRST_TIMER3 76 281 #define SRST_TIMER3 76 282 #define SRST_TIMER4 77 282 #define SRST_TIMER4 77 283 #define SRST_TIMER5 78 283 #define SRST_TIMER5 78 284 #define SRST_USB3GRF 79 284 #define SRST_USB3GRF 79 285 285 286 #define SRST_PHYNIU 80 286 #define SRST_PHYNIU 80 287 #define SRST_HDMIPHY 81 287 #define SRST_HDMIPHY 81 288 #define SRST_VDAC 82 288 #define SRST_VDAC 82 289 #define SRST_ACODEC_p 83 289 #define SRST_ACODEC_p 83 290 #define SRST_SARADC 85 290 #define SRST_SARADC 85 291 #define SRST_SARADC_P 86 291 #define SRST_SARADC_P 86 292 #define SRST_GRF_DDR 87 292 #define SRST_GRF_DDR 87 293 #define SRST_DFIMON 88 293 #define SRST_DFIMON 88 294 #define SRST_MSCH 89 294 #define SRST_MSCH 89 295 #define SRST_DDRMSCH 91 295 #define SRST_DDRMSCH 91 296 #define SRST_DDRCTRL 92 296 #define SRST_DDRCTRL 92 297 #define SRST_DDRCTRL_P 93 297 #define SRST_DDRCTRL_P 93 298 #define SRST_DDRPHY 94 298 #define SRST_DDRPHY 94 299 #define SRST_DDRPHY_P 95 299 #define SRST_DDRPHY_P 95 300 300 301 #define SRST_GMAC_NIU_A 96 301 #define SRST_GMAC_NIU_A 96 302 #define SRST_GMAC_NIU_P 97 302 #define SRST_GMAC_NIU_P 97 303 #define SRST_GMAC2PHY_A 98 303 #define SRST_GMAC2PHY_A 98 304 #define SRST_GMAC2IO_A 99 304 #define SRST_GMAC2IO_A 99 305 #define SRST_MACPHY 100 305 #define SRST_MACPHY 100 306 #define SRST_OTP_PHY 101 306 #define SRST_OTP_PHY 101 307 #define SRST_GPU_A 102 307 #define SRST_GPU_A 102 308 #define SRST_GPU_NIU_A 103 308 #define SRST_GPU_NIU_A 103 309 #define SRST_SDMMCEXT 104 309 #define SRST_SDMMCEXT 104 310 #define SRST_PERIPH_NIU_A 105 310 #define SRST_PERIPH_NIU_A 105 311 #define SRST_PERIHP_NIU_H 106 311 #define SRST_PERIHP_NIU_H 106 312 #define SRST_PERIHP_P 107 312 #define SRST_PERIHP_P 107 313 #define SRST_PERIPHSYS_H 108 313 #define SRST_PERIPHSYS_H 108 314 #define SRST_MMC0 109 314 #define SRST_MMC0 109 315 #define SRST_SDIO 110 315 #define SRST_SDIO 110 316 #define SRST_EMMC 111 316 #define SRST_EMMC 111 317 317 318 #define SRST_USB2OTG_H 112 318 #define SRST_USB2OTG_H 112 319 #define SRST_USB2OTG 113 319 #define SRST_USB2OTG 113 320 #define SRST_USB2OTG_ADP 114 320 #define SRST_USB2OTG_ADP 114 321 #define SRST_USB2HOST_H 115 321 #define SRST_USB2HOST_H 115 322 #define SRST_USB2HOST_ARB 116 322 #define SRST_USB2HOST_ARB 116 323 #define SRST_USB2HOST_AUX 117 323 #define SRST_USB2HOST_AUX 117 324 #define SRST_USB2HOST_EHCIPHY 118 324 #define SRST_USB2HOST_EHCIPHY 118 325 #define SRST_USB2HOST_UTMI 119 325 #define SRST_USB2HOST_UTMI 119 326 #define SRST_USB3OTG 120 326 #define SRST_USB3OTG 120 327 #define SRST_USBPOR 121 327 #define SRST_USBPOR 121 328 #define SRST_USB2OTG_UTMI 122 328 #define SRST_USB2OTG_UTMI 122 329 #define SRST_USB2HOST_PHY_UTMI 123 329 #define SRST_USB2HOST_PHY_UTMI 123 330 #define SRST_USB3OTG_UTMI 124 330 #define SRST_USB3OTG_UTMI 124 331 #define SRST_USB3PHY_U2 125 331 #define SRST_USB3PHY_U2 125 332 #define SRST_USB3PHY_U3 126 332 #define SRST_USB3PHY_U3 126 333 #define SRST_USB3PHY_PIPE 127 333 #define SRST_USB3PHY_PIPE 127 334 334 335 #define SRST_VIO_A 128 335 #define SRST_VIO_A 128 336 #define SRST_VIO_BUS_H 129 336 #define SRST_VIO_BUS_H 129 337 #define SRST_VIO_H2P_H 130 337 #define SRST_VIO_H2P_H 130 338 #define SRST_VIO_ARBI_H 131 338 #define SRST_VIO_ARBI_H 131 339 #define SRST_VOP_NIU_A 132 339 #define SRST_VOP_NIU_A 132 340 #define SRST_VOP_A 133 340 #define SRST_VOP_A 133 341 #define SRST_VOP_H 134 341 #define SRST_VOP_H 134 342 #define SRST_VOP_D 135 342 #define SRST_VOP_D 135 343 #define SRST_RGA 136 343 #define SRST_RGA 136 344 #define SRST_RGA_NIU_A 137 344 #define SRST_RGA_NIU_A 137 345 #define SRST_RGA_A 138 345 #define SRST_RGA_A 138 346 #define SRST_RGA_H 139 346 #define SRST_RGA_H 139 347 #define SRST_IEP_A 140 347 #define SRST_IEP_A 140 348 #define SRST_IEP_H 141 348 #define SRST_IEP_H 141 349 #define SRST_HDMI 142 349 #define SRST_HDMI 142 350 #define SRST_HDMI_P 143 350 #define SRST_HDMI_P 143 351 351 352 #define SRST_HDCP_A 144 352 #define SRST_HDCP_A 144 353 #define SRST_HDCP 145 353 #define SRST_HDCP 145 354 #define SRST_HDCP_H 146 354 #define SRST_HDCP_H 146 355 #define SRST_CIF_A 147 355 #define SRST_CIF_A 147 356 #define SRST_CIF_H 148 356 #define SRST_CIF_H 148 357 #define SRST_CIF_P 149 357 #define SRST_CIF_P 149 358 #define SRST_OTP_P 150 358 #define SRST_OTP_P 150 359 #define SRST_OTP_SBPI 151 359 #define SRST_OTP_SBPI 151 360 #define SRST_OTP_USER 152 360 #define SRST_OTP_USER 152 361 #define SRST_DDRCTRL_A 153 361 #define SRST_DDRCTRL_A 153 362 #define SRST_DDRSTDY_P 154 362 #define SRST_DDRSTDY_P 154 363 #define SRST_DDRSTDY 155 363 #define SRST_DDRSTDY 155 364 #define SRST_PDM_H 156 364 #define SRST_PDM_H 156 365 #define SRST_PDM 157 365 #define SRST_PDM 157 366 #define SRST_USB3PHY_OTG_P 158 366 #define SRST_USB3PHY_OTG_P 158 367 #define SRST_USB3PHY_PIPE_P 159 367 #define SRST_USB3PHY_PIPE_P 159 368 368 369 #define SRST_VCODEC_A 160 369 #define SRST_VCODEC_A 160 370 #define SRST_VCODEC_NIU_A 161 370 #define SRST_VCODEC_NIU_A 161 371 #define SRST_VCODEC_H 162 371 #define SRST_VCODEC_H 162 372 #define SRST_VCODEC_NIU_H 163 372 #define SRST_VCODEC_NIU_H 163 373 #define SRST_VDEC_A 164 373 #define SRST_VDEC_A 164 374 #define SRST_VDEC_NIU_A 165 374 #define SRST_VDEC_NIU_A 165 375 #define SRST_VDEC_H 166 375 #define SRST_VDEC_H 166 376 #define SRST_VDEC_NIU_H 167 376 #define SRST_VDEC_NIU_H 167 377 #define SRST_VDEC_CORE 168 377 #define SRST_VDEC_CORE 168 378 #define SRST_VDEC_CABAC 169 378 #define SRST_VDEC_CABAC 169 379 #define SRST_DDRPHYDIV 175 379 #define SRST_DDRPHYDIV 175 380 380 381 #define SRST_RKVENC_NIU_A 176 381 #define SRST_RKVENC_NIU_A 176 382 #define SRST_RKVENC_NIU_H 177 382 #define SRST_RKVENC_NIU_H 177 383 #define SRST_RKVENC_H265_A 178 383 #define SRST_RKVENC_H265_A 178 384 #define SRST_RKVENC_H265_P 179 384 #define SRST_RKVENC_H265_P 179 385 #define SRST_RKVENC_H265_CORE 180 385 #define SRST_RKVENC_H265_CORE 180 386 #define SRST_RKVENC_H265_DSP 181 386 #define SRST_RKVENC_H265_DSP 181 387 #define SRST_RKVENC_H264_A 182 387 #define SRST_RKVENC_H264_A 182 388 #define SRST_RKVENC_H264_H 183 388 #define SRST_RKVENC_H264_H 183 389 #define SRST_RKVENC_INTMEM 184 389 #define SRST_RKVENC_INTMEM 184 390 390 391 #endif 391 #endif 392 392
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.