1 /* SPDX-License-Identifier: GPL-2.0+ */ 1 /* SPDX-License-Identifier: GPL-2.0+ */ 2 /* 2 /* 3 * Copyright 2019~2020 NXP 3 * Copyright 2019~2020 NXP 4 */ 4 */ 5 5 6 #ifndef _IMX8DXL_PADS_H 6 #ifndef _IMX8DXL_PADS_H 7 #define _IMX8DXL_PADS_H 7 #define _IMX8DXL_PADS_H 8 8 9 /* pin id */ 9 /* pin id */ 10 #define IMX8DXL_PCIE_CTRL0_PERST_B 10 #define IMX8DXL_PCIE_CTRL0_PERST_B 0 11 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B 11 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B 1 12 #define IMX8DXL_PCIE_CTRL0_WAKE_B 12 #define IMX8DXL_PCIE_CTRL0_WAKE_B 2 13 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP 13 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP 3 14 #define IMX8DXL_USB_SS3_TC0 14 #define IMX8DXL_USB_SS3_TC0 4 15 #define IMX8DXL_USB_SS3_TC1 15 #define IMX8DXL_USB_SS3_TC1 5 16 #define IMX8DXL_USB_SS3_TC2 16 #define IMX8DXL_USB_SS3_TC2 6 17 #define IMX8DXL_USB_SS3_TC3 17 #define IMX8DXL_USB_SS3_TC3 7 18 #define IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO 18 #define IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO 8 19 #define IMX8DXL_EMMC0_CLK 19 #define IMX8DXL_EMMC0_CLK 9 20 #define IMX8DXL_EMMC0_CMD 20 #define IMX8DXL_EMMC0_CMD 10 21 #define IMX8DXL_EMMC0_DATA0 21 #define IMX8DXL_EMMC0_DATA0 11 22 #define IMX8DXL_EMMC0_DATA1 22 #define IMX8DXL_EMMC0_DATA1 12 23 #define IMX8DXL_EMMC0_DATA2 23 #define IMX8DXL_EMMC0_DATA2 13 24 #define IMX8DXL_EMMC0_DATA3 24 #define IMX8DXL_EMMC0_DATA3 14 25 #define IMX8DXL_EMMC0_DATA4 25 #define IMX8DXL_EMMC0_DATA4 15 26 #define IMX8DXL_EMMC0_DATA5 26 #define IMX8DXL_EMMC0_DATA5 16 27 #define IMX8DXL_EMMC0_DATA6 27 #define IMX8DXL_EMMC0_DATA6 17 28 #define IMX8DXL_EMMC0_DATA7 28 #define IMX8DXL_EMMC0_DATA7 18 29 #define IMX8DXL_EMMC0_STROBE 29 #define IMX8DXL_EMMC0_STROBE 19 30 #define IMX8DXL_EMMC0_RESET_B 30 #define IMX8DXL_EMMC0_RESET_B 20 31 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 31 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 21 32 #define IMX8DXL_USDHC1_RESET_B 32 #define IMX8DXL_USDHC1_RESET_B 22 33 #define IMX8DXL_USDHC1_VSELECT 33 #define IMX8DXL_USDHC1_VSELECT 23 34 #define IMX8DXL_CTL_NAND_RE_P_N 34 #define IMX8DXL_CTL_NAND_RE_P_N 24 35 #define IMX8DXL_USDHC1_WP 35 #define IMX8DXL_USDHC1_WP 25 36 #define IMX8DXL_USDHC1_CD_B 36 #define IMX8DXL_USDHC1_CD_B 26 37 #define IMX8DXL_CTL_NAND_DQS_P_N 37 #define IMX8DXL_CTL_NAND_DQS_P_N 27 38 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP 38 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP 28 39 #define IMX8DXL_ENET0_RGMII_TXC 39 #define IMX8DXL_ENET0_RGMII_TXC 29 40 #define IMX8DXL_ENET0_RGMII_TX_CTL 40 #define IMX8DXL_ENET0_RGMII_TX_CTL 30 41 #define IMX8DXL_ENET0_RGMII_TXD0 41 #define IMX8DXL_ENET0_RGMII_TXD0 31 42 #define IMX8DXL_ENET0_RGMII_TXD1 42 #define IMX8DXL_ENET0_RGMII_TXD1 32 43 #define IMX8DXL_ENET0_RGMII_TXD2 43 #define IMX8DXL_ENET0_RGMII_TXD2 33 44 #define IMX8DXL_ENET0_RGMII_TXD3 44 #define IMX8DXL_ENET0_RGMII_TXD3 34 45 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENE 45 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0 35 46 #define IMX8DXL_ENET0_RGMII_RXC 46 #define IMX8DXL_ENET0_RGMII_RXC 36 47 #define IMX8DXL_ENET0_RGMII_RX_CTL 47 #define IMX8DXL_ENET0_RGMII_RX_CTL 37 48 #define IMX8DXL_ENET0_RGMII_RXD0 48 #define IMX8DXL_ENET0_RGMII_RXD0 38 49 #define IMX8DXL_ENET0_RGMII_RXD1 49 #define IMX8DXL_ENET0_RGMII_RXD1 39 50 #define IMX8DXL_ENET0_RGMII_RXD2 50 #define IMX8DXL_ENET0_RGMII_RXD2 40 51 #define IMX8DXL_ENET0_RGMII_RXD3 51 #define IMX8DXL_ENET0_RGMII_RXD3 41 52 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENE 52 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1 42 53 #define IMX8DXL_ENET0_REFCLK_125M_25M 53 #define IMX8DXL_ENET0_REFCLK_125M_25M 43 54 #define IMX8DXL_ENET0_MDIO 54 #define IMX8DXL_ENET0_MDIO 44 55 #define IMX8DXL_ENET0_MDC 55 #define IMX8DXL_ENET0_MDC 45 56 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT 56 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT 46 57 #define IMX8DXL_ENET1_RGMII_TXC 57 #define IMX8DXL_ENET1_RGMII_TXC 47 58 #define IMX8DXL_ENET1_RGMII_TXD2 58 #define IMX8DXL_ENET1_RGMII_TXD2 48 59 #define IMX8DXL_ENET1_RGMII_TX_CTL 59 #define IMX8DXL_ENET1_RGMII_TX_CTL 49 60 #define IMX8DXL_ENET1_RGMII_TXD3 60 #define IMX8DXL_ENET1_RGMII_TXD3 50 61 #define IMX8DXL_ENET1_RGMII_RXC 61 #define IMX8DXL_ENET1_RGMII_RXC 51 62 #define IMX8DXL_ENET1_RGMII_RXD3 62 #define IMX8DXL_ENET1_RGMII_RXD3 52 63 #define IMX8DXL_ENET1_RGMII_RXD2 63 #define IMX8DXL_ENET1_RGMII_RXD2 53 64 #define IMX8DXL_ENET1_RGMII_RXD1 64 #define IMX8DXL_ENET1_RGMII_RXD1 54 65 #define IMX8DXL_ENET1_RGMII_TXD0 65 #define IMX8DXL_ENET1_RGMII_TXD0 55 66 #define IMX8DXL_ENET1_RGMII_TXD1 66 #define IMX8DXL_ENET1_RGMII_TXD1 56 67 #define IMX8DXL_ENET1_RGMII_RXD0 67 #define IMX8DXL_ENET1_RGMII_RXD0 57 68 #define IMX8DXL_ENET1_RGMII_RX_CTL 68 #define IMX8DXL_ENET1_RGMII_RX_CTL 58 69 #define IMX8DXL_ENET1_REFCLK_125M_25M 69 #define IMX8DXL_ENET1_REFCLK_125M_25M 59 70 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB 70 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB 60 71 #define IMX8DXL_SPI3_SCK 71 #define IMX8DXL_SPI3_SCK 61 72 #define IMX8DXL_SPI3_SDO 72 #define IMX8DXL_SPI3_SDO 62 73 #define IMX8DXL_SPI3_SDI 73 #define IMX8DXL_SPI3_SDI 63 74 #define IMX8DXL_SPI3_CS0 74 #define IMX8DXL_SPI3_CS0 64 75 #define IMX8DXL_SPI3_CS1 75 #define IMX8DXL_SPI3_CS1 65 76 #define IMX8DXL_MCLK_IN1 76 #define IMX8DXL_MCLK_IN1 66 77 #define IMX8DXL_MCLK_IN0 77 #define IMX8DXL_MCLK_IN0 67 78 #define IMX8DXL_MCLK_OUT0 78 #define IMX8DXL_MCLK_OUT0 68 79 #define IMX8DXL_UART1_TX 79 #define IMX8DXL_UART1_TX 69 80 #define IMX8DXL_UART1_RX 80 #define IMX8DXL_UART1_RX 70 81 #define IMX8DXL_UART1_RTS_B 81 #define IMX8DXL_UART1_RTS_B 71 82 #define IMX8DXL_UART1_CTS_B 82 #define IMX8DXL_UART1_CTS_B 72 83 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK 83 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK 73 84 #define IMX8DXL_SPI0_SCK 84 #define IMX8DXL_SPI0_SCK 74 85 #define IMX8DXL_SPI0_SDI 85 #define IMX8DXL_SPI0_SDI 75 86 #define IMX8DXL_SPI0_SDO 86 #define IMX8DXL_SPI0_SDO 76 87 #define IMX8DXL_SPI0_CS1 87 #define IMX8DXL_SPI0_CS1 77 88 #define IMX8DXL_SPI0_CS0 88 #define IMX8DXL_SPI0_CS0 78 89 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT 89 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT 79 90 #define IMX8DXL_ADC_IN1 90 #define IMX8DXL_ADC_IN1 80 91 #define IMX8DXL_ADC_IN0 91 #define IMX8DXL_ADC_IN0 81 92 #define IMX8DXL_ADC_IN3 92 #define IMX8DXL_ADC_IN3 82 93 #define IMX8DXL_ADC_IN2 93 #define IMX8DXL_ADC_IN2 83 94 #define IMX8DXL_ADC_IN5 94 #define IMX8DXL_ADC_IN5 84 95 #define IMX8DXL_ADC_IN4 95 #define IMX8DXL_ADC_IN4 85 96 #define IMX8DXL_FLEXCAN0_RX 96 #define IMX8DXL_FLEXCAN0_RX 86 97 #define IMX8DXL_FLEXCAN0_TX 97 #define IMX8DXL_FLEXCAN0_TX 87 98 #define IMX8DXL_FLEXCAN1_RX 98 #define IMX8DXL_FLEXCAN1_RX 88 99 #define IMX8DXL_FLEXCAN1_TX 99 #define IMX8DXL_FLEXCAN1_TX 89 100 #define IMX8DXL_FLEXCAN2_RX 100 #define IMX8DXL_FLEXCAN2_RX 90 101 #define IMX8DXL_FLEXCAN2_TX 101 #define IMX8DXL_FLEXCAN2_TX 91 102 #define IMX8DXL_UART0_RX 102 #define IMX8DXL_UART0_RX 92 103 #define IMX8DXL_UART0_TX 103 #define IMX8DXL_UART0_TX 93 104 #define IMX8DXL_UART2_TX 104 #define IMX8DXL_UART2_TX 94 105 #define IMX8DXL_UART2_RX 105 #define IMX8DXL_UART2_RX 95 106 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH 106 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH 96 107 #define IMX8DXL_JTAG_TRST_B 107 #define IMX8DXL_JTAG_TRST_B 97 108 #define IMX8DXL_PMIC_I2C_SCL 108 #define IMX8DXL_PMIC_I2C_SCL 98 109 #define IMX8DXL_PMIC_I2C_SDA 109 #define IMX8DXL_PMIC_I2C_SDA 99 110 #define IMX8DXL_PMIC_INT_B 110 #define IMX8DXL_PMIC_INT_B 100 111 #define IMX8DXL_SCU_GPIO0_00 111 #define IMX8DXL_SCU_GPIO0_00 101 112 #define IMX8DXL_SCU_GPIO0_01 112 #define IMX8DXL_SCU_GPIO0_01 102 113 #define IMX8DXL_SCU_PMIC_STANDBY 113 #define IMX8DXL_SCU_PMIC_STANDBY 103 114 #define IMX8DXL_SCU_BOOT_MODE1 114 #define IMX8DXL_SCU_BOOT_MODE1 104 115 #define IMX8DXL_SCU_BOOT_MODE0 115 #define IMX8DXL_SCU_BOOT_MODE0 105 116 #define IMX8DXL_SCU_BOOT_MODE2 116 #define IMX8DXL_SCU_BOOT_MODE2 106 117 #define IMX8DXL_SNVS_TAMPER_OUT1 117 #define IMX8DXL_SNVS_TAMPER_OUT1 107 118 #define IMX8DXL_SNVS_TAMPER_OUT2 118 #define IMX8DXL_SNVS_TAMPER_OUT2 108 119 #define IMX8DXL_SNVS_TAMPER_OUT3 119 #define IMX8DXL_SNVS_TAMPER_OUT3 109 120 #define IMX8DXL_SNVS_TAMPER_OUT4 120 #define IMX8DXL_SNVS_TAMPER_OUT4 110 121 #define IMX8DXL_SNVS_TAMPER_IN0 121 #define IMX8DXL_SNVS_TAMPER_IN0 111 122 #define IMX8DXL_SNVS_TAMPER_IN1 122 #define IMX8DXL_SNVS_TAMPER_IN1 112 123 #define IMX8DXL_SNVS_TAMPER_IN2 123 #define IMX8DXL_SNVS_TAMPER_IN2 113 124 #define IMX8DXL_SNVS_TAMPER_IN3 124 #define IMX8DXL_SNVS_TAMPER_IN3 114 125 #define IMX8DXL_SPI1_SCK 125 #define IMX8DXL_SPI1_SCK 115 126 #define IMX8DXL_SPI1_SDO 126 #define IMX8DXL_SPI1_SDO 116 127 #define IMX8DXL_SPI1_SDI 127 #define IMX8DXL_SPI1_SDI 117 128 #define IMX8DXL_SPI1_CS0 128 #define IMX8DXL_SPI1_CS0 118 129 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD 129 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD 119 130 #define IMX8DXL_QSPI0A_DATA1 130 #define IMX8DXL_QSPI0A_DATA1 120 131 #define IMX8DXL_QSPI0A_DATA0 131 #define IMX8DXL_QSPI0A_DATA0 121 132 #define IMX8DXL_QSPI0A_DATA3 132 #define IMX8DXL_QSPI0A_DATA3 122 133 #define IMX8DXL_QSPI0A_DATA2 133 #define IMX8DXL_QSPI0A_DATA2 123 134 #define IMX8DXL_QSPI0A_SS0_B 134 #define IMX8DXL_QSPI0A_SS0_B 124 135 #define IMX8DXL_QSPI0A_DQS 135 #define IMX8DXL_QSPI0A_DQS 125 136 #define IMX8DXL_QSPI0A_SCLK 136 #define IMX8DXL_QSPI0A_SCLK 126 137 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A 137 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A 127 138 #define IMX8DXL_QSPI0B_SCLK 138 #define IMX8DXL_QSPI0B_SCLK 128 139 #define IMX8DXL_QSPI0B_DQS 139 #define IMX8DXL_QSPI0B_DQS 129 140 #define IMX8DXL_QSPI0B_DATA1 140 #define IMX8DXL_QSPI0B_DATA1 130 141 #define IMX8DXL_QSPI0B_DATA0 141 #define IMX8DXL_QSPI0B_DATA0 131 142 #define IMX8DXL_QSPI0B_DATA3 142 #define IMX8DXL_QSPI0B_DATA3 132 143 #define IMX8DXL_QSPI0B_DATA2 143 #define IMX8DXL_QSPI0B_DATA2 133 144 #define IMX8DXL_QSPI0B_SS0_B 144 #define IMX8DXL_QSPI0B_SS0_B 134 145 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B 145 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B 135 146 146 147 /* format: <pin_id mux_mode> */ 147 /* format: <pin_id mux_mode> */ 148 #define IMX8DXL_PCIE_CTRL0_PERST_B_HSIO_PCIE0_ 148 #define IMX8DXL_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B IMX8DXL_PCIE_CTRL0_PERST_B 0 149 #define IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO4_ 149 #define IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 IMX8DXL_PCIE_CTRL0_PERST_B 4 150 #define IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO7_ 150 #define IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO7_IO00 IMX8DXL_PCIE_CTRL0_PERST_B 5 151 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0 151 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B IMX8DXL_PCIE_CTRL0_CLKREQ_B 0 152 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4 152 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 IMX8DXL_PCIE_CTRL0_CLKREQ_B 4 153 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO7 153 #define IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO7_IO01 IMX8DXL_PCIE_CTRL0_CLKREQ_B 5 154 #define IMX8DXL_PCIE_CTRL0_WAKE_B_HSIO_PCIE0_W 154 #define IMX8DXL_PCIE_CTRL0_WAKE_B_HSIO_PCIE0_WAKE_B IMX8DXL_PCIE_CTRL0_WAKE_B 0 155 #define IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_I 155 #define IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 IMX8DXL_PCIE_CTRL0_WAKE_B 4 156 #define IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO7_I 156 #define IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO7_IO02 IMX8DXL_PCIE_CTRL0_WAKE_B 5 157 #define IMX8DXL_USB_SS3_TC0_ADMA_I2C1_SCL 157 #define IMX8DXL_USB_SS3_TC0_ADMA_I2C1_SCL IMX8DXL_USB_SS3_TC0 0 158 #define IMX8DXL_USB_SS3_TC0_CONN_USB_OTG1_PWR 158 #define IMX8DXL_USB_SS3_TC0_CONN_USB_OTG1_PWR IMX8DXL_USB_SS3_TC0 1 159 #define IMX8DXL_USB_SS3_TC0_CONN_USB_OTG2_PWR 159 #define IMX8DXL_USB_SS3_TC0_CONN_USB_OTG2_PWR IMX8DXL_USB_SS3_TC0 2 160 #define IMX8DXL_USB_SS3_TC0_LSIO_GPIO4_IO03 160 #define IMX8DXL_USB_SS3_TC0_LSIO_GPIO4_IO03 IMX8DXL_USB_SS3_TC0 4 161 #define IMX8DXL_USB_SS3_TC0_LSIO_GPIO7_IO03 161 #define IMX8DXL_USB_SS3_TC0_LSIO_GPIO7_IO03 IMX8DXL_USB_SS3_TC0 5 162 #define IMX8DXL_USB_SS3_TC1_ADMA_I2C1_SCL 162 #define IMX8DXL_USB_SS3_TC1_ADMA_I2C1_SCL IMX8DXL_USB_SS3_TC1 0 163 #define IMX8DXL_USB_SS3_TC1_CONN_USB_OTG2_PWR 163 #define IMX8DXL_USB_SS3_TC1_CONN_USB_OTG2_PWR IMX8DXL_USB_SS3_TC1 1 164 #define IMX8DXL_USB_SS3_TC1_LSIO_GPIO4_IO04 164 #define IMX8DXL_USB_SS3_TC1_LSIO_GPIO4_IO04 IMX8DXL_USB_SS3_TC1 4 165 #define IMX8DXL_USB_SS3_TC1_LSIO_GPIO7_IO04 165 #define IMX8DXL_USB_SS3_TC1_LSIO_GPIO7_IO04 IMX8DXL_USB_SS3_TC1 5 166 #define IMX8DXL_USB_SS3_TC2_ADMA_I2C1_SDA 166 #define IMX8DXL_USB_SS3_TC2_ADMA_I2C1_SDA IMX8DXL_USB_SS3_TC2 0 167 #define IMX8DXL_USB_SS3_TC2_CONN_USB_OTG1_OC 167 #define IMX8DXL_USB_SS3_TC2_CONN_USB_OTG1_OC IMX8DXL_USB_SS3_TC2 1 168 #define IMX8DXL_USB_SS3_TC2_CONN_USB_OTG2_OC 168 #define IMX8DXL_USB_SS3_TC2_CONN_USB_OTG2_OC IMX8DXL_USB_SS3_TC2 2 169 #define IMX8DXL_USB_SS3_TC2_LSIO_GPIO4_IO05 169 #define IMX8DXL_USB_SS3_TC2_LSIO_GPIO4_IO05 IMX8DXL_USB_SS3_TC2 4 170 #define IMX8DXL_USB_SS3_TC2_LSIO_GPIO7_IO05 170 #define IMX8DXL_USB_SS3_TC2_LSIO_GPIO7_IO05 IMX8DXL_USB_SS3_TC2 5 171 #define IMX8DXL_USB_SS3_TC3_ADMA_I2C1_SDA 171 #define IMX8DXL_USB_SS3_TC3_ADMA_I2C1_SDA IMX8DXL_USB_SS3_TC3 0 172 #define IMX8DXL_USB_SS3_TC3_CONN_USB_OTG2_OC 172 #define IMX8DXL_USB_SS3_TC3_CONN_USB_OTG2_OC IMX8DXL_USB_SS3_TC3 1 173 #define IMX8DXL_USB_SS3_TC3_LSIO_GPIO4_IO06 173 #define IMX8DXL_USB_SS3_TC3_LSIO_GPIO4_IO06 IMX8DXL_USB_SS3_TC3 4 174 #define IMX8DXL_USB_SS3_TC3_LSIO_GPIO7_IO06 174 #define IMX8DXL_USB_SS3_TC3_LSIO_GPIO7_IO06 IMX8DXL_USB_SS3_TC3 5 175 #define IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK 175 #define IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK IMX8DXL_EMMC0_CLK 0 176 #define IMX8DXL_EMMC0_CLK_CONN_NAND_READY_B 176 #define IMX8DXL_EMMC0_CLK_CONN_NAND_READY_B IMX8DXL_EMMC0_CLK 1 177 #define IMX8DXL_EMMC0_CLK_LSIO_GPIO4_IO07 177 #define IMX8DXL_EMMC0_CLK_LSIO_GPIO4_IO07 IMX8DXL_EMMC0_CLK 4 178 #define IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD 178 #define IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD IMX8DXL_EMMC0_CMD 0 179 #define IMX8DXL_EMMC0_CMD_CONN_NAND_DQS 179 #define IMX8DXL_EMMC0_CMD_CONN_NAND_DQS IMX8DXL_EMMC0_CMD 1 180 #define IMX8DXL_EMMC0_CMD_LSIO_GPIO4_IO08 180 #define IMX8DXL_EMMC0_CMD_LSIO_GPIO4_IO08 IMX8DXL_EMMC0_CMD 4 181 #define IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0 181 #define IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0 IMX8DXL_EMMC0_DATA0 0 182 #define IMX8DXL_EMMC0_DATA0_CONN_NAND_DATA00 182 #define IMX8DXL_EMMC0_DATA0_CONN_NAND_DATA00 IMX8DXL_EMMC0_DATA0 1 183 #define IMX8DXL_EMMC0_DATA0_LSIO_GPIO4_IO09 183 #define IMX8DXL_EMMC0_DATA0_LSIO_GPIO4_IO09 IMX8DXL_EMMC0_DATA0 4 184 #define IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1 184 #define IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1 IMX8DXL_EMMC0_DATA1 0 185 #define IMX8DXL_EMMC0_DATA1_CONN_NAND_DATA01 185 #define IMX8DXL_EMMC0_DATA1_CONN_NAND_DATA01 IMX8DXL_EMMC0_DATA1 1 186 #define IMX8DXL_EMMC0_DATA1_LSIO_GPIO4_IO10 186 #define IMX8DXL_EMMC0_DATA1_LSIO_GPIO4_IO10 IMX8DXL_EMMC0_DATA1 4 187 #define IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2 187 #define IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2 IMX8DXL_EMMC0_DATA2 0 188 #define IMX8DXL_EMMC0_DATA2_CONN_NAND_DATA02 188 #define IMX8DXL_EMMC0_DATA2_CONN_NAND_DATA02 IMX8DXL_EMMC0_DATA2 1 189 #define IMX8DXL_EMMC0_DATA2_LSIO_GPIO4_IO11 189 #define IMX8DXL_EMMC0_DATA2_LSIO_GPIO4_IO11 IMX8DXL_EMMC0_DATA2 4 190 #define IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3 190 #define IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3 IMX8DXL_EMMC0_DATA3 0 191 #define IMX8DXL_EMMC0_DATA3_CONN_NAND_DATA03 191 #define IMX8DXL_EMMC0_DATA3_CONN_NAND_DATA03 IMX8DXL_EMMC0_DATA3 1 192 #define IMX8DXL_EMMC0_DATA3_LSIO_GPIO4_IO12 192 #define IMX8DXL_EMMC0_DATA3_LSIO_GPIO4_IO12 IMX8DXL_EMMC0_DATA3 4 193 #define IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4 193 #define IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4 IMX8DXL_EMMC0_DATA4 0 194 #define IMX8DXL_EMMC0_DATA4_CONN_NAND_DATA04 194 #define IMX8DXL_EMMC0_DATA4_CONN_NAND_DATA04 IMX8DXL_EMMC0_DATA4 1 195 #define IMX8DXL_EMMC0_DATA4_LSIO_GPIO4_IO13 195 #define IMX8DXL_EMMC0_DATA4_LSIO_GPIO4_IO13 IMX8DXL_EMMC0_DATA4 4 196 #define IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5 196 #define IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5 IMX8DXL_EMMC0_DATA5 0 197 #define IMX8DXL_EMMC0_DATA5_CONN_NAND_DATA05 197 #define IMX8DXL_EMMC0_DATA5_CONN_NAND_DATA05 IMX8DXL_EMMC0_DATA5 1 198 #define IMX8DXL_EMMC0_DATA5_LSIO_GPIO4_IO14 198 #define IMX8DXL_EMMC0_DATA5_LSIO_GPIO4_IO14 IMX8DXL_EMMC0_DATA5 4 199 #define IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6 199 #define IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6 IMX8DXL_EMMC0_DATA6 0 200 #define IMX8DXL_EMMC0_DATA6_CONN_NAND_DATA06 200 #define IMX8DXL_EMMC0_DATA6_CONN_NAND_DATA06 IMX8DXL_EMMC0_DATA6 1 201 #define IMX8DXL_EMMC0_DATA6_LSIO_GPIO4_IO15 201 #define IMX8DXL_EMMC0_DATA6_LSIO_GPIO4_IO15 IMX8DXL_EMMC0_DATA6 4 202 #define IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7 202 #define IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7 IMX8DXL_EMMC0_DATA7 0 203 #define IMX8DXL_EMMC0_DATA7_CONN_NAND_DATA07 203 #define IMX8DXL_EMMC0_DATA7_CONN_NAND_DATA07 IMX8DXL_EMMC0_DATA7 1 204 #define IMX8DXL_EMMC0_DATA7_LSIO_GPIO4_IO16 204 #define IMX8DXL_EMMC0_DATA7_LSIO_GPIO4_IO16 IMX8DXL_EMMC0_DATA7 4 205 #define IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE 205 #define IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE IMX8DXL_EMMC0_STROBE 0 206 #define IMX8DXL_EMMC0_STROBE_CONN_NAND_CLE 206 #define IMX8DXL_EMMC0_STROBE_CONN_NAND_CLE IMX8DXL_EMMC0_STROBE 1 207 #define IMX8DXL_EMMC0_STROBE_LSIO_GPIO4_IO17 207 #define IMX8DXL_EMMC0_STROBE_LSIO_GPIO4_IO17 IMX8DXL_EMMC0_STROBE 4 208 #define IMX8DXL_EMMC0_RESET_B_CONN_EMMC0_RESET 208 #define IMX8DXL_EMMC0_RESET_B_CONN_EMMC0_RESET_B IMX8DXL_EMMC0_RESET_B 0 209 #define IMX8DXL_EMMC0_RESET_B_CONN_NAND_WP_B 209 #define IMX8DXL_EMMC0_RESET_B_CONN_NAND_WP_B IMX8DXL_EMMC0_RESET_B 1 210 #define IMX8DXL_EMMC0_RESET_B_LSIO_GPIO4_IO18 210 #define IMX8DXL_EMMC0_RESET_B_LSIO_GPIO4_IO18 IMX8DXL_EMMC0_RESET_B 4 211 #define IMX8DXL_USDHC1_RESET_B_CONN_USDHC1_RES 211 #define IMX8DXL_USDHC1_RESET_B_CONN_USDHC1_RESET_B IMX8DXL_USDHC1_RESET_B 0 212 #define IMX8DXL_USDHC1_RESET_B_CONN_NAND_RE_N 212 #define IMX8DXL_USDHC1_RESET_B_CONN_NAND_RE_N IMX8DXL_USDHC1_RESET_B 1 213 #define IMX8DXL_USDHC1_RESET_B_ADMA_SPI2_SCK 213 #define IMX8DXL_USDHC1_RESET_B_ADMA_SPI2_SCK IMX8DXL_USDHC1_RESET_B 2 214 #define IMX8DXL_USDHC1_RESET_B_CONN_NAND_WE_B 214 #define IMX8DXL_USDHC1_RESET_B_CONN_NAND_WE_B IMX8DXL_USDHC1_RESET_B 3 215 #define IMX8DXL_USDHC1_RESET_B_LSIO_GPIO4_IO19 215 #define IMX8DXL_USDHC1_RESET_B_LSIO_GPIO4_IO19 IMX8DXL_USDHC1_RESET_B 4 216 #define IMX8DXL_USDHC1_RESET_B_LSIO_GPIO7_IO08 216 #define IMX8DXL_USDHC1_RESET_B_LSIO_GPIO7_IO08 IMX8DXL_USDHC1_RESET_B 5 217 #define IMX8DXL_USDHC1_VSELECT_CONN_USDHC1_VSE 217 #define IMX8DXL_USDHC1_VSELECT_CONN_USDHC1_VSELECT IMX8DXL_USDHC1_VSELECT 0 218 #define IMX8DXL_USDHC1_VSELECT_CONN_NAND_RE_P 218 #define IMX8DXL_USDHC1_VSELECT_CONN_NAND_RE_P IMX8DXL_USDHC1_VSELECT 1 219 #define IMX8DXL_USDHC1_VSELECT_ADMA_SPI2_SDO 219 #define IMX8DXL_USDHC1_VSELECT_ADMA_SPI2_SDO IMX8DXL_USDHC1_VSELECT 2 220 #define IMX8DXL_USDHC1_VSELECT_CONN_NAND_RE_B 220 #define IMX8DXL_USDHC1_VSELECT_CONN_NAND_RE_B IMX8DXL_USDHC1_VSELECT 3 221 #define IMX8DXL_USDHC1_VSELECT_LSIO_GPIO4_IO20 221 #define IMX8DXL_USDHC1_VSELECT_LSIO_GPIO4_IO20 IMX8DXL_USDHC1_VSELECT 4 222 #define IMX8DXL_USDHC1_VSELECT_LSIO_GPIO7_IO09 222 #define IMX8DXL_USDHC1_VSELECT_LSIO_GPIO7_IO09 IMX8DXL_USDHC1_VSELECT 5 223 #define IMX8DXL_USDHC1_WP_CONN_USDHC1_WP 223 #define IMX8DXL_USDHC1_WP_CONN_USDHC1_WP IMX8DXL_USDHC1_WP 0 224 #define IMX8DXL_USDHC1_WP_CONN_NAND_DQS_N 224 #define IMX8DXL_USDHC1_WP_CONN_NAND_DQS_N IMX8DXL_USDHC1_WP 1 225 #define IMX8DXL_USDHC1_WP_ADMA_SPI2_SDI 225 #define IMX8DXL_USDHC1_WP_ADMA_SPI2_SDI IMX8DXL_USDHC1_WP 2 226 #define IMX8DXL_USDHC1_WP_CONN_NAND_ALE 226 #define IMX8DXL_USDHC1_WP_CONN_NAND_ALE IMX8DXL_USDHC1_WP 3 227 #define IMX8DXL_USDHC1_WP_LSIO_GPIO4_IO21 227 #define IMX8DXL_USDHC1_WP_LSIO_GPIO4_IO21 IMX8DXL_USDHC1_WP 4 228 #define IMX8DXL_USDHC1_WP_LSIO_GPIO7_IO10 228 #define IMX8DXL_USDHC1_WP_LSIO_GPIO7_IO10 IMX8DXL_USDHC1_WP 5 229 #define IMX8DXL_USDHC1_CD_B_CONN_USDHC1_CD_B 229 #define IMX8DXL_USDHC1_CD_B_CONN_USDHC1_CD_B IMX8DXL_USDHC1_CD_B 0 230 #define IMX8DXL_USDHC1_CD_B_CONN_NAND_DQS_P 230 #define IMX8DXL_USDHC1_CD_B_CONN_NAND_DQS_P IMX8DXL_USDHC1_CD_B 1 231 #define IMX8DXL_USDHC1_CD_B_ADMA_SPI2_CS0 231 #define IMX8DXL_USDHC1_CD_B_ADMA_SPI2_CS0 IMX8DXL_USDHC1_CD_B 2 232 #define IMX8DXL_USDHC1_CD_B_CONN_NAND_DQS 232 #define IMX8DXL_USDHC1_CD_B_CONN_NAND_DQS IMX8DXL_USDHC1_CD_B 3 233 #define IMX8DXL_USDHC1_CD_B_LSIO_GPIO4_IO22 233 #define IMX8DXL_USDHC1_CD_B_LSIO_GPIO4_IO22 IMX8DXL_USDHC1_CD_B 4 234 #define IMX8DXL_USDHC1_CD_B_LSIO_GPIO7_IO11 234 #define IMX8DXL_USDHC1_CD_B_LSIO_GPIO7_IO11 IMX8DXL_USDHC1_CD_B 5 235 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RGM 235 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC IMX8DXL_ENET0_RGMII_TXC 0 236 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RCL 236 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_OUT IMX8DXL_ENET0_RGMII_TXC 1 237 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RCL 237 #define IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_IN IMX8DXL_ENET0_RGMII_TXC 2 238 #define IMX8DXL_ENET0_RGMII_TXC_CONN_NAND_CE1_ 238 #define IMX8DXL_ENET0_RGMII_TXC_CONN_NAND_CE1_B IMX8DXL_ENET0_RGMII_TXC 3 239 #define IMX8DXL_ENET0_RGMII_TXC_LSIO_GPIO4_IO2 239 #define IMX8DXL_ENET0_RGMII_TXC_LSIO_GPIO4_IO29 IMX8DXL_ENET0_RGMII_TXC 4 240 #define IMX8DXL_ENET0_RGMII_TXC_CONN_USDHC2_CL 240 #define IMX8DXL_ENET0_RGMII_TXC_CONN_USDHC2_CLK IMX8DXL_ENET0_RGMII_TXC 5 241 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_ENET0_ 241 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL IMX8DXL_ENET0_RGMII_TX_CTL 0 242 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC1 242 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC1_RESET_B IMX8DXL_ENET0_RGMII_TX_CTL 3 243 #define IMX8DXL_ENET0_RGMII_TX_CTL_LSIO_GPIO4_ 243 #define IMX8DXL_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 IMX8DXL_ENET0_RGMII_TX_CTL 4 244 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC2 244 #define IMX8DXL_ENET0_RGMII_TX_CTL_CONN_USDHC2_CMD IMX8DXL_ENET0_RGMII_TX_CTL 5 245 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_ENET0_RG 245 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 IMX8DXL_ENET0_RGMII_TXD0 0 246 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC1_V 246 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC1_VSELECT IMX8DXL_ENET0_RGMII_TXD0 3 247 #define IMX8DXL_ENET0_RGMII_TXD0_LSIO_GPIO4_IO 247 #define IMX8DXL_ENET0_RGMII_TXD0_LSIO_GPIO4_IO31 IMX8DXL_ENET0_RGMII_TXD0 4 248 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC2_D 248 #define IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC2_DATA0 IMX8DXL_ENET0_RGMII_TXD0 5 249 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_ENET0_RG 249 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 IMX8DXL_ENET0_RGMII_TXD1 0 250 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC1_W 250 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC1_WP IMX8DXL_ENET0_RGMII_TXD1 3 251 #define IMX8DXL_ENET0_RGMII_TXD1_LSIO_GPIO5_IO 251 #define IMX8DXL_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 IMX8DXL_ENET0_RGMII_TXD1 4 252 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC2_D 252 #define IMX8DXL_ENET0_RGMII_TXD1_CONN_USDHC2_DATA1 IMX8DXL_ENET0_RGMII_TXD1 5 253 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_ENET0_RG 253 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 IMX8DXL_ENET0_RGMII_TXD2 0 254 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_NAND_CE0 254 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_NAND_CE0_B IMX8DXL_ENET0_RGMII_TXD2 2 255 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC1_C 255 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC1_CD_B IMX8DXL_ENET0_RGMII_TXD2 3 256 #define IMX8DXL_ENET0_RGMII_TXD2_LSIO_GPIO5_IO 256 #define IMX8DXL_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 IMX8DXL_ENET0_RGMII_TXD2 4 257 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC2_D 257 #define IMX8DXL_ENET0_RGMII_TXD2_CONN_USDHC2_DATA2 IMX8DXL_ENET0_RGMII_TXD2 5 258 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_ENET0_RG 258 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 IMX8DXL_ENET0_RGMII_TXD3 0 259 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_NAND_RE_ 259 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_NAND_RE_B IMX8DXL_ENET0_RGMII_TXD3 2 260 #define IMX8DXL_ENET0_RGMII_TXD3_LSIO_GPIO5_IO 260 #define IMX8DXL_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 IMX8DXL_ENET0_RGMII_TXD3 4 261 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_USDHC2_D 261 #define IMX8DXL_ENET0_RGMII_TXD3_CONN_USDHC2_DATA3 IMX8DXL_ENET0_RGMII_TXD3 5 262 #define IMX8DXL_ENET0_RGMII_RXC_CONN_ENET0_RGM 262 #define IMX8DXL_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC IMX8DXL_ENET0_RGMII_RXC 0 263 #define IMX8DXL_ENET0_RGMII_RXC_CONN_NAND_WE_B 263 #define IMX8DXL_ENET0_RGMII_RXC_CONN_NAND_WE_B IMX8DXL_ENET0_RGMII_RXC 2 264 #define IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CL 264 #define IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK IMX8DXL_ENET0_RGMII_RXC 3 265 #define IMX8DXL_ENET0_RGMII_RXC_LSIO_GPIO5_IO0 265 #define IMX8DXL_ENET0_RGMII_RXC_LSIO_GPIO5_IO03 IMX8DXL_ENET0_RGMII_RXC 4 266 #define IMX8DXL_ENET0_RGMII_RX_CTL_CONN_ENET0_ 266 #define IMX8DXL_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL IMX8DXL_ENET0_RGMII_RX_CTL 0 267 #define IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1 267 #define IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD IMX8DXL_ENET0_RGMII_RX_CTL 3 268 #define IMX8DXL_ENET0_RGMII_RX_CTL_LSIO_GPIO5_ 268 #define IMX8DXL_ENET0_RGMII_RX_CTL_LSIO_GPIO5_IO04 IMX8DXL_ENET0_RGMII_RX_CTL 4 269 #define IMX8DXL_ENET0_RGMII_RXD0_CONN_ENET0_RG 269 #define IMX8DXL_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 IMX8DXL_ENET0_RGMII_RXD0 0 270 #define IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_D 270 #define IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0 IMX8DXL_ENET0_RGMII_RXD0 3 271 #define IMX8DXL_ENET0_RGMII_RXD0_LSIO_GPIO5_IO 271 #define IMX8DXL_ENET0_RGMII_RXD0_LSIO_GPIO5_IO05 IMX8DXL_ENET0_RGMII_RXD0 4 272 #define IMX8DXL_ENET0_RGMII_RXD1_CONN_ENET0_RG 272 #define IMX8DXL_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 IMX8DXL_ENET0_RGMII_RXD1 0 273 #define IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_D 273 #define IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1 IMX8DXL_ENET0_RGMII_RXD1 3 274 #define IMX8DXL_ENET0_RGMII_RXD1_LSIO_GPIO5_IO 274 #define IMX8DXL_ENET0_RGMII_RXD1_LSIO_GPIO5_IO06 IMX8DXL_ENET0_RGMII_RXD1 4 275 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RG 275 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 IMX8DXL_ENET0_RGMII_RXD2 0 276 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RM 276 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RMII_RX_ER IMX8DXL_ENET0_RGMII_RXD2 1 277 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_D 277 #define IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2 IMX8DXL_ENET0_RGMII_RXD2 3 278 #define IMX8DXL_ENET0_RGMII_RXD2_LSIO_GPIO5_IO 278 #define IMX8DXL_ENET0_RGMII_RXD2_LSIO_GPIO5_IO07 IMX8DXL_ENET0_RGMII_RXD2 4 279 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_ENET0_RG 279 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 IMX8DXL_ENET0_RGMII_RXD3 0 280 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_NAND_ALE 280 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_NAND_ALE IMX8DXL_ENET0_RGMII_RXD3 2 281 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_D 281 #define IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3 IMX8DXL_ENET0_RGMII_RXD3 3 282 #define IMX8DXL_ENET0_RGMII_RXD3_LSIO_GPIO5_IO 282 #define IMX8DXL_ENET0_RGMII_RXD3_LSIO_GPIO5_IO08 IMX8DXL_ENET0_RGMII_RXD3 4 283 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_ENE 283 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_ENET0_REFCLK_125M_25M IMX8DXL_ENET0_REFCLK_125M_25M 0 284 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_ENE 284 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_ENET0_PPS IMX8DXL_ENET0_REFCLK_125M_25M 1 285 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_EQO 285 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_EQOS_PPS_IN IMX8DXL_ENET0_REFCLK_125M_25M 2 286 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_EQO 286 #define IMX8DXL_ENET0_REFCLK_125M_25M_CONN_EQOS_PPS_OUT IMX8DXL_ENET0_REFCLK_125M_25M 3 287 #define IMX8DXL_ENET0_REFCLK_125M_25M_LSIO_GPI 287 #define IMX8DXL_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09 IMX8DXL_ENET0_REFCLK_125M_25M 4 288 #define IMX8DXL_ENET0_MDIO_CONN_ENET0_MDIO 288 #define IMX8DXL_ENET0_MDIO_CONN_ENET0_MDIO IMX8DXL_ENET0_MDIO 0 289 #define IMX8DXL_ENET0_MDIO_ADMA_I2C3_SDA 289 #define IMX8DXL_ENET0_MDIO_ADMA_I2C3_SDA IMX8DXL_ENET0_MDIO 1 290 #define IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO 290 #define IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO IMX8DXL_ENET0_MDIO 2 291 #define IMX8DXL_ENET0_MDIO_LSIO_GPIO5_IO10 291 #define IMX8DXL_ENET0_MDIO_LSIO_GPIO5_IO10 IMX8DXL_ENET0_MDIO 4 292 #define IMX8DXL_ENET0_MDIO_LSIO_GPIO7_IO16 292 #define IMX8DXL_ENET0_MDIO_LSIO_GPIO7_IO16 IMX8DXL_ENET0_MDIO 5 293 #define IMX8DXL_ENET0_MDC_CONN_ENET0_MDC 293 #define IMX8DXL_ENET0_MDC_CONN_ENET0_MDC IMX8DXL_ENET0_MDC 0 294 #define IMX8DXL_ENET0_MDC_ADMA_I2C3_SCL 294 #define IMX8DXL_ENET0_MDC_ADMA_I2C3_SCL IMX8DXL_ENET0_MDC 1 295 #define IMX8DXL_ENET0_MDC_CONN_EQOS_MDC 295 #define IMX8DXL_ENET0_MDC_CONN_EQOS_MDC IMX8DXL_ENET0_MDC 2 296 #define IMX8DXL_ENET0_MDC_LSIO_GPIO5_IO11 296 #define IMX8DXL_ENET0_MDC_LSIO_GPIO5_IO11 IMX8DXL_ENET0_MDC 4 297 #define IMX8DXL_ENET0_MDC_LSIO_GPIO7_IO17 297 #define IMX8DXL_ENET0_MDC_LSIO_GPIO7_IO17 IMX8DXL_ENET0_MDC 5 298 #define IMX8DXL_ENET1_RGMII_TXC_LSIO_GPIO0_IO0 298 #define IMX8DXL_ENET1_RGMII_TXC_LSIO_GPIO0_IO00 IMX8DXL_ENET1_RGMII_TXC 0 299 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RCLK 299 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RCLK50M_OUT IMX8DXL_ENET1_RGMII_TXC 1 300 #define IMX8DXL_ENET1_RGMII_TXC_ADMA_LCDIF_D00 300 #define IMX8DXL_ENET1_RGMII_TXC_ADMA_LCDIF_D00 IMX8DXL_ENET1_RGMII_TXC 2 301 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMI 301 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMII_TXC IMX8DXL_ENET1_RGMII_TXC 3 302 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RCLK 302 #define IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RCLK50M_IN IMX8DXL_ENET1_RGMII_TXC 4 303 #define IMX8DXL_ENET1_RGMII_TXD2_ADMA_LCDIF_D0 303 #define IMX8DXL_ENET1_RGMII_TXD2_ADMA_LCDIF_D01 IMX8DXL_ENET1_RGMII_TXD2 2 304 #define IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGM 304 #define IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGMII_TXD2 IMX8DXL_ENET1_RGMII_TXD2 3 305 #define IMX8DXL_ENET1_RGMII_TXD2_LSIO_GPIO0_IO 305 #define IMX8DXL_ENET1_RGMII_TXD2_LSIO_GPIO0_IO01 IMX8DXL_ENET1_RGMII_TXD2 4 306 #define IMX8DXL_ENET1_RGMII_TX_CTL_ADMA_LCDIF_ 306 #define IMX8DXL_ENET1_RGMII_TX_CTL_ADMA_LCDIF_D02 IMX8DXL_ENET1_RGMII_TX_CTL 2 307 #define IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_R 307 #define IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_RGMII_TX_CTL IMX8DXL_ENET1_RGMII_TX_CTL 3 308 #define IMX8DXL_ENET1_RGMII_TX_CTL_LSIO_GPIO0_ 308 #define IMX8DXL_ENET1_RGMII_TX_CTL_LSIO_GPIO0_IO02 IMX8DXL_ENET1_RGMII_TX_CTL 4 309 #define IMX8DXL_ENET1_RGMII_TXD3_ADMA_LCDIF_D0 309 #define IMX8DXL_ENET1_RGMII_TXD3_ADMA_LCDIF_D03 IMX8DXL_ENET1_RGMII_TXD3 2 310 #define IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGM 310 #define IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGMII_TXD3 IMX8DXL_ENET1_RGMII_TXD3 3 311 #define IMX8DXL_ENET1_RGMII_TXD3_LSIO_GPIO0_IO 311 #define IMX8DXL_ENET1_RGMII_TXD3_LSIO_GPIO0_IO03 IMX8DXL_ENET1_RGMII_TXD3 4 312 #define IMX8DXL_ENET1_RGMII_RXC_ADMA_LCDIF_D04 312 #define IMX8DXL_ENET1_RGMII_RXC_ADMA_LCDIF_D04 IMX8DXL_ENET1_RGMII_RXC 2 313 #define IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMI 313 #define IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMII_RXC IMX8DXL_ENET1_RGMII_RXC 3 314 #define IMX8DXL_ENET1_RGMII_RXC_LSIO_GPIO0_IO0 314 #define IMX8DXL_ENET1_RGMII_RXC_LSIO_GPIO0_IO04 IMX8DXL_ENET1_RGMII_RXC 4 315 #define IMX8DXL_ENET1_RGMII_RXD3_ADMA_LCDIF_D0 315 #define IMX8DXL_ENET1_RGMII_RXD3_ADMA_LCDIF_D05 IMX8DXL_ENET1_RGMII_RXD3 2 316 #define IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGM 316 #define IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGMII_RXD3 IMX8DXL_ENET1_RGMII_RXD3 3 317 #define IMX8DXL_ENET1_RGMII_RXD3_LSIO_GPIO0_IO 317 #define IMX8DXL_ENET1_RGMII_RXD3_LSIO_GPIO0_IO05 IMX8DXL_ENET1_RGMII_RXD3 4 318 #define IMX8DXL_ENET1_RGMII_RXD2_ADMA_LCDIF_D0 318 #define IMX8DXL_ENET1_RGMII_RXD2_ADMA_LCDIF_D06 IMX8DXL_ENET1_RGMII_RXD2 2 319 #define IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGM 319 #define IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGMII_RXD2 IMX8DXL_ENET1_RGMII_RXD2 3 320 #define IMX8DXL_ENET1_RGMII_RXD2_LSIO_GPIO0_IO 320 #define IMX8DXL_ENET1_RGMII_RXD2_LSIO_GPIO0_IO06 IMX8DXL_ENET1_RGMII_RXD2 4 321 #define IMX8DXL_ENET1_RGMII_RXD2_LSIO_GPIO6_IO 321 #define IMX8DXL_ENET1_RGMII_RXD2_LSIO_GPIO6_IO00 IMX8DXL_ENET1_RGMII_RXD2 5 322 #define IMX8DXL_ENET1_RGMII_RXD1_ADMA_LCDIF_D0 322 #define IMX8DXL_ENET1_RGMII_RXD1_ADMA_LCDIF_D07 IMX8DXL_ENET1_RGMII_RXD1 2 323 #define IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGM 323 #define IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGMII_RXD1 IMX8DXL_ENET1_RGMII_RXD1 3 324 #define IMX8DXL_ENET1_RGMII_RXD1_LSIO_GPIO0_IO 324 #define IMX8DXL_ENET1_RGMII_RXD1_LSIO_GPIO0_IO07 IMX8DXL_ENET1_RGMII_RXD1 4 325 #define IMX8DXL_ENET1_RGMII_RXD1_LSIO_GPIO6_IO 325 #define IMX8DXL_ENET1_RGMII_RXD1_LSIO_GPIO6_IO01 IMX8DXL_ENET1_RGMII_RXD1 5 326 #define IMX8DXL_ENET1_RGMII_TXD0_ADMA_LCDIF_D0 326 #define IMX8DXL_ENET1_RGMII_TXD0_ADMA_LCDIF_D08 IMX8DXL_ENET1_RGMII_TXD0 2 327 #define IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGM 327 #define IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGMII_TXD0 IMX8DXL_ENET1_RGMII_TXD0 3 328 #define IMX8DXL_ENET1_RGMII_TXD0_LSIO_GPIO0_IO 328 #define IMX8DXL_ENET1_RGMII_TXD0_LSIO_GPIO0_IO08 IMX8DXL_ENET1_RGMII_TXD0 4 329 #define IMX8DXL_ENET1_RGMII_TXD0_LSIO_GPIO6_IO 329 #define IMX8DXL_ENET1_RGMII_TXD0_LSIO_GPIO6_IO02 IMX8DXL_ENET1_RGMII_TXD0 5 330 #define IMX8DXL_ENET1_RGMII_TXD1_ADMA_LCDIF_D0 330 #define IMX8DXL_ENET1_RGMII_TXD1_ADMA_LCDIF_D09 IMX8DXL_ENET1_RGMII_TXD1 2 331 #define IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGM 331 #define IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGMII_TXD1 IMX8DXL_ENET1_RGMII_TXD1 3 332 #define IMX8DXL_ENET1_RGMII_TXD1_LSIO_GPIO0_IO 332 #define IMX8DXL_ENET1_RGMII_TXD1_LSIO_GPIO0_IO09 IMX8DXL_ENET1_RGMII_TXD1 4 333 #define IMX8DXL_ENET1_RGMII_TXD1_LSIO_GPIO6_IO 333 #define IMX8DXL_ENET1_RGMII_TXD1_LSIO_GPIO6_IO03 IMX8DXL_ENET1_RGMII_TXD1 5 334 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_SPDIF0_R 334 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_SPDIF0_RX IMX8DXL_ENET1_RGMII_RXD0 0 335 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_MQS_R 335 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_MQS_R IMX8DXL_ENET1_RGMII_RXD0 1 336 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_LCDIF_D1 336 #define IMX8DXL_ENET1_RGMII_RXD0_ADMA_LCDIF_D10 IMX8DXL_ENET1_RGMII_RXD0 2 337 #define IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGM 337 #define IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGMII_RXD0 IMX8DXL_ENET1_RGMII_RXD0 3 338 #define IMX8DXL_ENET1_RGMII_RXD0_LSIO_GPIO0_IO 338 #define IMX8DXL_ENET1_RGMII_RXD0_LSIO_GPIO0_IO10 IMX8DXL_ENET1_RGMII_RXD0 4 339 #define IMX8DXL_ENET1_RGMII_RXD0_LSIO_GPIO6_IO 339 #define IMX8DXL_ENET1_RGMII_RXD0_LSIO_GPIO6_IO04 IMX8DXL_ENET1_RGMII_RXD0 5 340 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_SPDIF0 340 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_SPDIF0_TX IMX8DXL_ENET1_RGMII_RX_CTL 0 341 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_MQS_L 341 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_MQS_L IMX8DXL_ENET1_RGMII_RX_CTL 1 342 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_LCDIF_ 342 #define IMX8DXL_ENET1_RGMII_RX_CTL_ADMA_LCDIF_D11 IMX8DXL_ENET1_RGMII_RX_CTL 2 343 #define IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_R 343 #define IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_RGMII_RX_CTL IMX8DXL_ENET1_RGMII_RX_CTL 3 344 #define IMX8DXL_ENET1_RGMII_RX_CTL_LSIO_GPIO0_ 344 #define IMX8DXL_ENET1_RGMII_RX_CTL_LSIO_GPIO0_IO11 IMX8DXL_ENET1_RGMII_RX_CTL 4 345 #define IMX8DXL_ENET1_RGMII_RX_CTL_LSIO_GPIO6_ 345 #define IMX8DXL_ENET1_RGMII_RX_CTL_LSIO_GPIO6_IO05 IMX8DXL_ENET1_RGMII_RX_CTL 5 346 #define IMX8DXL_ENET1_REFCLK_125M_25M_ADMA_SPD 346 #define IMX8DXL_ENET1_REFCLK_125M_25M_ADMA_SPDIF0_EXT_CLK IMX8DXL_ENET1_REFCLK_125M_25M 0 347 #define IMX8DXL_ENET1_REFCLK_125M_25M_ADMA_LCD 347 #define IMX8DXL_ENET1_REFCLK_125M_25M_ADMA_LCDIF_D12 IMX8DXL_ENET1_REFCLK_125M_25M 2 348 #define IMX8DXL_ENET1_REFCLK_125M_25M_CONN_EQO 348 #define IMX8DXL_ENET1_REFCLK_125M_25M_CONN_EQOS_REFCLK_125M_25M IMX8DXL_ENET1_REFCLK_125M_25M 3 349 #define IMX8DXL_ENET1_REFCLK_125M_25M_LSIO_GPI 349 #define IMX8DXL_ENET1_REFCLK_125M_25M_LSIO_GPIO0_IO12 IMX8DXL_ENET1_REFCLK_125M_25M 4 350 #define IMX8DXL_ENET1_REFCLK_125M_25M_LSIO_GPI 350 #define IMX8DXL_ENET1_REFCLK_125M_25M_LSIO_GPIO6_IO06 IMX8DXL_ENET1_REFCLK_125M_25M 5 351 #define IMX8DXL_SPI3_SCK_ADMA_SPI3_SCK 351 #define IMX8DXL_SPI3_SCK_ADMA_SPI3_SCK IMX8DXL_SPI3_SCK 0 352 #define IMX8DXL_SPI3_SCK_ADMA_LCDIF_D13 352 #define IMX8DXL_SPI3_SCK_ADMA_LCDIF_D13 IMX8DXL_SPI3_SCK 2 353 #define IMX8DXL_SPI3_SCK_LSIO_GPIO0_IO13 353 #define IMX8DXL_SPI3_SCK_LSIO_GPIO0_IO13 IMX8DXL_SPI3_SCK 4 354 #define IMX8DXL_SPI3_SCK_ADMA_LCDIF_D00 354 #define IMX8DXL_SPI3_SCK_ADMA_LCDIF_D00 IMX8DXL_SPI3_SCK 5 355 #define IMX8DXL_SPI3_SDO_ADMA_SPI3_SDO 355 #define IMX8DXL_SPI3_SDO_ADMA_SPI3_SDO IMX8DXL_SPI3_SDO 0 356 #define IMX8DXL_SPI3_SDO_ADMA_LCDIF_D14 356 #define IMX8DXL_SPI3_SDO_ADMA_LCDIF_D14 IMX8DXL_SPI3_SDO 2 357 #define IMX8DXL_SPI3_SDO_LSIO_GPIO0_IO14 357 #define IMX8DXL_SPI3_SDO_LSIO_GPIO0_IO14 IMX8DXL_SPI3_SDO 4 358 #define IMX8DXL_SPI3_SDO_ADMA_LCDIF_D01 358 #define IMX8DXL_SPI3_SDO_ADMA_LCDIF_D01 IMX8DXL_SPI3_SDO 5 359 #define IMX8DXL_SPI3_SDI_ADMA_SPI3_SDI 359 #define IMX8DXL_SPI3_SDI_ADMA_SPI3_SDI IMX8DXL_SPI3_SDI 0 360 #define IMX8DXL_SPI3_SDI_ADMA_LCDIF_D15 360 #define IMX8DXL_SPI3_SDI_ADMA_LCDIF_D15 IMX8DXL_SPI3_SDI 2 361 #define IMX8DXL_SPI3_SDI_LSIO_GPIO0_IO15 361 #define IMX8DXL_SPI3_SDI_LSIO_GPIO0_IO15 IMX8DXL_SPI3_SDI 4 362 #define IMX8DXL_SPI3_SDI_ADMA_LCDIF_D02 362 #define IMX8DXL_SPI3_SDI_ADMA_LCDIF_D02 IMX8DXL_SPI3_SDI 5 363 #define IMX8DXL_SPI3_CS0_ADMA_SPI3_CS0 363 #define IMX8DXL_SPI3_CS0_ADMA_SPI3_CS0 IMX8DXL_SPI3_CS0 0 364 #define IMX8DXL_SPI3_CS0_ADMA_ACM_MCLK_OUT1 364 #define IMX8DXL_SPI3_CS0_ADMA_ACM_MCLK_OUT1 IMX8DXL_SPI3_CS0 1 365 #define IMX8DXL_SPI3_CS0_ADMA_LCDIF_HSYNC 365 #define IMX8DXL_SPI3_CS0_ADMA_LCDIF_HSYNC IMX8DXL_SPI3_CS0 2 366 #define IMX8DXL_SPI3_CS0_LSIO_GPIO0_IO16 366 #define IMX8DXL_SPI3_CS0_LSIO_GPIO0_IO16 IMX8DXL_SPI3_CS0 4 367 #define IMX8DXL_SPI3_CS0_ADMA_LCDIF_CS 367 #define IMX8DXL_SPI3_CS0_ADMA_LCDIF_CS IMX8DXL_SPI3_CS0 5 368 #define IMX8DXL_SPI3_CS1_ADMA_SPI3_CS1 368 #define IMX8DXL_SPI3_CS1_ADMA_SPI3_CS1 IMX8DXL_SPI3_CS1 0 369 #define IMX8DXL_SPI3_CS1_ADMA_I2C3_SCL 369 #define IMX8DXL_SPI3_CS1_ADMA_I2C3_SCL IMX8DXL_SPI3_CS1 1 370 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_RESET 370 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_RESET IMX8DXL_SPI3_CS1 2 371 #define IMX8DXL_SPI3_CS1_ADMA_SPI2_CS0 371 #define IMX8DXL_SPI3_CS1_ADMA_SPI2_CS0 IMX8DXL_SPI3_CS1 3 372 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_D16 372 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_D16 IMX8DXL_SPI3_CS1 4 373 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_RD_E 373 #define IMX8DXL_SPI3_CS1_ADMA_LCDIF_RD_E IMX8DXL_SPI3_CS1 5 374 #define IMX8DXL_MCLK_IN1_ADMA_ACM_MCLK_IN1 374 #define IMX8DXL_MCLK_IN1_ADMA_ACM_MCLK_IN1 IMX8DXL_MCLK_IN1 0 375 #define IMX8DXL_MCLK_IN1_ADMA_I2C3_SDA 375 #define IMX8DXL_MCLK_IN1_ADMA_I2C3_SDA IMX8DXL_MCLK_IN1 1 376 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_EN 376 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_EN IMX8DXL_MCLK_IN1 2 377 #define IMX8DXL_MCLK_IN1_ADMA_SPI2_SCK 377 #define IMX8DXL_MCLK_IN1_ADMA_SPI2_SCK IMX8DXL_MCLK_IN1 3 378 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_D17 378 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_D17 IMX8DXL_MCLK_IN1 4 379 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_D03 379 #define IMX8DXL_MCLK_IN1_ADMA_LCDIF_D03 IMX8DXL_MCLK_IN1 5 380 #define IMX8DXL_MCLK_IN0_ADMA_ACM_MCLK_IN0 380 #define IMX8DXL_MCLK_IN0_ADMA_ACM_MCLK_IN0 IMX8DXL_MCLK_IN0 0 381 #define IMX8DXL_MCLK_IN0_ADMA_LCDIF_VSYNC 381 #define IMX8DXL_MCLK_IN0_ADMA_LCDIF_VSYNC IMX8DXL_MCLK_IN0 2 382 #define IMX8DXL_MCLK_IN0_ADMA_SPI2_SDI 382 #define IMX8DXL_MCLK_IN0_ADMA_SPI2_SDI IMX8DXL_MCLK_IN0 3 383 #define IMX8DXL_MCLK_IN0_LSIO_GPIO0_IO19 383 #define IMX8DXL_MCLK_IN0_LSIO_GPIO0_IO19 IMX8DXL_MCLK_IN0 4 384 #define IMX8DXL_MCLK_IN0_ADMA_LCDIF_RS 384 #define IMX8DXL_MCLK_IN0_ADMA_LCDIF_RS IMX8DXL_MCLK_IN0 5 385 #define IMX8DXL_MCLK_OUT0_ADMA_ACM_MCLK_OUT0 385 #define IMX8DXL_MCLK_OUT0_ADMA_ACM_MCLK_OUT0 IMX8DXL_MCLK_OUT0 0 386 #define IMX8DXL_MCLK_OUT0_ADMA_LCDIF_CLK 386 #define IMX8DXL_MCLK_OUT0_ADMA_LCDIF_CLK IMX8DXL_MCLK_OUT0 2 387 #define IMX8DXL_MCLK_OUT0_ADMA_SPI2_SDO 387 #define IMX8DXL_MCLK_OUT0_ADMA_SPI2_SDO IMX8DXL_MCLK_OUT0 3 388 #define IMX8DXL_MCLK_OUT0_LSIO_GPIO0_IO20 388 #define IMX8DXL_MCLK_OUT0_LSIO_GPIO0_IO20 IMX8DXL_MCLK_OUT0 4 389 #define IMX8DXL_MCLK_OUT0_ADMA_LCDIF_WR_RWN 389 #define IMX8DXL_MCLK_OUT0_ADMA_LCDIF_WR_RWN IMX8DXL_MCLK_OUT0 5 390 #define IMX8DXL_UART1_TX_ADMA_UART1_TX 390 #define IMX8DXL_UART1_TX_ADMA_UART1_TX IMX8DXL_UART1_TX 0 391 #define IMX8DXL_UART1_TX_LSIO_PWM0_OUT 391 #define IMX8DXL_UART1_TX_LSIO_PWM0_OUT IMX8DXL_UART1_TX 1 392 #define IMX8DXL_UART1_TX_LSIO_GPT0_CAPTURE 392 #define IMX8DXL_UART1_TX_LSIO_GPT0_CAPTURE IMX8DXL_UART1_TX 2 393 #define IMX8DXL_UART1_TX_LSIO_GPIO0_IO21 393 #define IMX8DXL_UART1_TX_LSIO_GPIO0_IO21 IMX8DXL_UART1_TX 4 394 #define IMX8DXL_UART1_TX_ADMA_LCDIF_D04 394 #define IMX8DXL_UART1_TX_ADMA_LCDIF_D04 IMX8DXL_UART1_TX 5 395 #define IMX8DXL_UART1_RX_ADMA_UART1_RX 395 #define IMX8DXL_UART1_RX_ADMA_UART1_RX IMX8DXL_UART1_RX 0 396 #define IMX8DXL_UART1_RX_LSIO_PWM1_OUT 396 #define IMX8DXL_UART1_RX_LSIO_PWM1_OUT IMX8DXL_UART1_RX 1 397 #define IMX8DXL_UART1_RX_LSIO_GPT0_COMPARE 397 #define IMX8DXL_UART1_RX_LSIO_GPT0_COMPARE IMX8DXL_UART1_RX 2 398 #define IMX8DXL_UART1_RX_LSIO_GPT1_CLK 398 #define IMX8DXL_UART1_RX_LSIO_GPT1_CLK IMX8DXL_UART1_RX 3 399 #define IMX8DXL_UART1_RX_LSIO_GPIO0_IO22 399 #define IMX8DXL_UART1_RX_LSIO_GPIO0_IO22 IMX8DXL_UART1_RX 4 400 #define IMX8DXL_UART1_RX_ADMA_LCDIF_D05 400 #define IMX8DXL_UART1_RX_ADMA_LCDIF_D05 IMX8DXL_UART1_RX 5 401 #define IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B 401 #define IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B IMX8DXL_UART1_RTS_B 0 402 #define IMX8DXL_UART1_RTS_B_LSIO_PWM2_OUT 402 #define IMX8DXL_UART1_RTS_B_LSIO_PWM2_OUT IMX8DXL_UART1_RTS_B 1 403 #define IMX8DXL_UART1_RTS_B_ADMA_LCDIF_D16 403 #define IMX8DXL_UART1_RTS_B_ADMA_LCDIF_D16 IMX8DXL_UART1_RTS_B 2 404 #define IMX8DXL_UART1_RTS_B_LSIO_GPT1_CAPTURE 404 #define IMX8DXL_UART1_RTS_B_LSIO_GPT1_CAPTURE IMX8DXL_UART1_RTS_B 3 405 #define IMX8DXL_UART1_RTS_B_LSIO_GPT0_CLK 405 #define IMX8DXL_UART1_RTS_B_LSIO_GPT0_CLK IMX8DXL_UART1_RTS_B 4 406 #define IMX8DXL_UART1_RTS_B_ADMA_LCDIF_D06 406 #define IMX8DXL_UART1_RTS_B_ADMA_LCDIF_D06 IMX8DXL_UART1_RTS_B 5 407 #define IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B 407 #define IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B IMX8DXL_UART1_CTS_B 0 408 #define IMX8DXL_UART1_CTS_B_LSIO_PWM3_OUT 408 #define IMX8DXL_UART1_CTS_B_LSIO_PWM3_OUT IMX8DXL_UART1_CTS_B 1 409 #define IMX8DXL_UART1_CTS_B_ADMA_LCDIF_D17 409 #define IMX8DXL_UART1_CTS_B_ADMA_LCDIF_D17 IMX8DXL_UART1_CTS_B 2 410 #define IMX8DXL_UART1_CTS_B_LSIO_GPT1_COMPARE 410 #define IMX8DXL_UART1_CTS_B_LSIO_GPT1_COMPARE IMX8DXL_UART1_CTS_B 3 411 #define IMX8DXL_UART1_CTS_B_LSIO_GPIO0_IO24 411 #define IMX8DXL_UART1_CTS_B_LSIO_GPIO0_IO24 IMX8DXL_UART1_CTS_B 4 412 #define IMX8DXL_UART1_CTS_B_ADMA_LCDIF_D07 412 #define IMX8DXL_UART1_CTS_B_ADMA_LCDIF_D07 IMX8DXL_UART1_CTS_B 5 413 #define IMX8DXL_SPI0_SCK_ADMA_SPI0_SCK 413 #define IMX8DXL_SPI0_SCK_ADMA_SPI0_SCK IMX8DXL_SPI0_SCK 0 414 #define IMX8DXL_SPI0_SCK_ADMA_SAI0_TXC 414 #define IMX8DXL_SPI0_SCK_ADMA_SAI0_TXC IMX8DXL_SPI0_SCK 1 415 #define IMX8DXL_SPI0_SCK_M40_I2C0_SCL 415 #define IMX8DXL_SPI0_SCK_M40_I2C0_SCL IMX8DXL_SPI0_SCK 2 416 #define IMX8DXL_SPI0_SCK_M40_GPIO0_IO00 416 #define IMX8DXL_SPI0_SCK_M40_GPIO0_IO00 IMX8DXL_SPI0_SCK 3 417 #define IMX8DXL_SPI0_SCK_LSIO_GPIO1_IO04 417 #define IMX8DXL_SPI0_SCK_LSIO_GPIO1_IO04 IMX8DXL_SPI0_SCK 4 418 #define IMX8DXL_SPI0_SCK_ADMA_LCDIF_D08 418 #define IMX8DXL_SPI0_SCK_ADMA_LCDIF_D08 IMX8DXL_SPI0_SCK 5 419 #define IMX8DXL_SPI0_SDI_ADMA_SPI0_SDI 419 #define IMX8DXL_SPI0_SDI_ADMA_SPI0_SDI IMX8DXL_SPI0_SDI 0 420 #define IMX8DXL_SPI0_SDI_ADMA_SAI0_TXD 420 #define IMX8DXL_SPI0_SDI_ADMA_SAI0_TXD IMX8DXL_SPI0_SDI 1 421 #define IMX8DXL_SPI0_SDI_M40_TPM0_CH0 421 #define IMX8DXL_SPI0_SDI_M40_TPM0_CH0 IMX8DXL_SPI0_SDI 2 422 #define IMX8DXL_SPI0_SDI_M40_GPIO0_IO02 422 #define IMX8DXL_SPI0_SDI_M40_GPIO0_IO02 IMX8DXL_SPI0_SDI 3 423 #define IMX8DXL_SPI0_SDI_LSIO_GPIO1_IO05 423 #define IMX8DXL_SPI0_SDI_LSIO_GPIO1_IO05 IMX8DXL_SPI0_SDI 4 424 #define IMX8DXL_SPI0_SDI_ADMA_LCDIF_D09 424 #define IMX8DXL_SPI0_SDI_ADMA_LCDIF_D09 IMX8DXL_SPI0_SDI 5 425 #define IMX8DXL_SPI0_SDO_ADMA_SPI0_SDO 425 #define IMX8DXL_SPI0_SDO_ADMA_SPI0_SDO IMX8DXL_SPI0_SDO 0 426 #define IMX8DXL_SPI0_SDO_ADMA_SAI0_TXFS 426 #define IMX8DXL_SPI0_SDO_ADMA_SAI0_TXFS IMX8DXL_SPI0_SDO 1 427 #define IMX8DXL_SPI0_SDO_M40_I2C0_SDA 427 #define IMX8DXL_SPI0_SDO_M40_I2C0_SDA IMX8DXL_SPI0_SDO 2 428 #define IMX8DXL_SPI0_SDO_M40_GPIO0_IO01 428 #define IMX8DXL_SPI0_SDO_M40_GPIO0_IO01 IMX8DXL_SPI0_SDO 3 429 #define IMX8DXL_SPI0_SDO_LSIO_GPIO1_IO06 429 #define IMX8DXL_SPI0_SDO_LSIO_GPIO1_IO06 IMX8DXL_SPI0_SDO 4 430 #define IMX8DXL_SPI0_SDO_ADMA_LCDIF_D10 430 #define IMX8DXL_SPI0_SDO_ADMA_LCDIF_D10 IMX8DXL_SPI0_SDO 5 431 #define IMX8DXL_SPI0_CS1_ADMA_SPI0_CS1 431 #define IMX8DXL_SPI0_CS1_ADMA_SPI0_CS1 IMX8DXL_SPI0_CS1 0 432 #define IMX8DXL_SPI0_CS1_ADMA_SAI0_RXC 432 #define IMX8DXL_SPI0_CS1_ADMA_SAI0_RXC IMX8DXL_SPI0_CS1 1 433 #define IMX8DXL_SPI0_CS1_ADMA_SAI1_TXD 433 #define IMX8DXL_SPI0_CS1_ADMA_SAI1_TXD IMX8DXL_SPI0_CS1 2 434 #define IMX8DXL_SPI0_CS1_ADMA_LCD_PWM0_OUT 434 #define IMX8DXL_SPI0_CS1_ADMA_LCD_PWM0_OUT IMX8DXL_SPI0_CS1 3 435 #define IMX8DXL_SPI0_CS1_LSIO_GPIO1_IO07 435 #define IMX8DXL_SPI0_CS1_LSIO_GPIO1_IO07 IMX8DXL_SPI0_CS1 4 436 #define IMX8DXL_SPI0_CS1_ADMA_LCDIF_D11 436 #define IMX8DXL_SPI0_CS1_ADMA_LCDIF_D11 IMX8DXL_SPI0_CS1 5 437 #define IMX8DXL_SPI0_CS0_ADMA_SPI0_CS0 437 #define IMX8DXL_SPI0_CS0_ADMA_SPI0_CS0 IMX8DXL_SPI0_CS0 0 438 #define IMX8DXL_SPI0_CS0_ADMA_SAI0_RXD 438 #define IMX8DXL_SPI0_CS0_ADMA_SAI0_RXD IMX8DXL_SPI0_CS0 1 439 #define IMX8DXL_SPI0_CS0_M40_TPM0_CH1 439 #define IMX8DXL_SPI0_CS0_M40_TPM0_CH1 IMX8DXL_SPI0_CS0 2 440 #define IMX8DXL_SPI0_CS0_M40_GPIO0_IO03 440 #define IMX8DXL_SPI0_CS0_M40_GPIO0_IO03 IMX8DXL_SPI0_CS0 3 441 #define IMX8DXL_SPI0_CS0_LSIO_GPIO1_IO08 441 #define IMX8DXL_SPI0_CS0_LSIO_GPIO1_IO08 IMX8DXL_SPI0_CS0 4 442 #define IMX8DXL_SPI0_CS0_ADMA_LCDIF_D12 442 #define IMX8DXL_SPI0_CS0_ADMA_LCDIF_D12 IMX8DXL_SPI0_CS0 5 443 #define IMX8DXL_ADC_IN1_ADMA_ADC_IN1 443 #define IMX8DXL_ADC_IN1_ADMA_ADC_IN1 IMX8DXL_ADC_IN1 0 444 #define IMX8DXL_ADC_IN1_M40_I2C0_SDA 444 #define IMX8DXL_ADC_IN1_M40_I2C0_SDA IMX8DXL_ADC_IN1 1 445 #define IMX8DXL_ADC_IN1_M40_GPIO0_IO01 445 #define IMX8DXL_ADC_IN1_M40_GPIO0_IO01 IMX8DXL_ADC_IN1 2 446 #define IMX8DXL_ADC_IN1_ADMA_I2C0_SDA 446 #define IMX8DXL_ADC_IN1_ADMA_I2C0_SDA IMX8DXL_ADC_IN1 3 447 #define IMX8DXL_ADC_IN1_LSIO_GPIO1_IO09 447 #define IMX8DXL_ADC_IN1_LSIO_GPIO1_IO09 IMX8DXL_ADC_IN1 4 448 #define IMX8DXL_ADC_IN1_ADMA_LCDIF_D13 448 #define IMX8DXL_ADC_IN1_ADMA_LCDIF_D13 IMX8DXL_ADC_IN1 5 449 #define IMX8DXL_ADC_IN0_ADMA_ADC_IN0 449 #define IMX8DXL_ADC_IN0_ADMA_ADC_IN0 IMX8DXL_ADC_IN0 0 450 #define IMX8DXL_ADC_IN0_M40_I2C0_SCL 450 #define IMX8DXL_ADC_IN0_M40_I2C0_SCL IMX8DXL_ADC_IN0 1 451 #define IMX8DXL_ADC_IN0_M40_GPIO0_IO00 451 #define IMX8DXL_ADC_IN0_M40_GPIO0_IO00 IMX8DXL_ADC_IN0 2 452 #define IMX8DXL_ADC_IN0_ADMA_I2C0_SCL 452 #define IMX8DXL_ADC_IN0_ADMA_I2C0_SCL IMX8DXL_ADC_IN0 3 453 #define IMX8DXL_ADC_IN0_LSIO_GPIO1_IO10 453 #define IMX8DXL_ADC_IN0_LSIO_GPIO1_IO10 IMX8DXL_ADC_IN0 4 454 #define IMX8DXL_ADC_IN0_ADMA_LCDIF_D14 454 #define IMX8DXL_ADC_IN0_ADMA_LCDIF_D14 IMX8DXL_ADC_IN0 5 455 #define IMX8DXL_ADC_IN3_ADMA_ADC_IN3 455 #define IMX8DXL_ADC_IN3_ADMA_ADC_IN3 IMX8DXL_ADC_IN3 0 456 #define IMX8DXL_ADC_IN3_M40_UART0_TX 456 #define IMX8DXL_ADC_IN3_M40_UART0_TX IMX8DXL_ADC_IN3 1 457 #define IMX8DXL_ADC_IN3_M40_GPIO0_IO03 457 #define IMX8DXL_ADC_IN3_M40_GPIO0_IO03 IMX8DXL_ADC_IN3 2 458 #define IMX8DXL_ADC_IN3_ADMA_ACM_MCLK_OUT0 458 #define IMX8DXL_ADC_IN3_ADMA_ACM_MCLK_OUT0 IMX8DXL_ADC_IN3 3 459 #define IMX8DXL_ADC_IN3_LSIO_GPIO1_IO11 459 #define IMX8DXL_ADC_IN3_LSIO_GPIO1_IO11 IMX8DXL_ADC_IN3 4 460 #define IMX8DXL_ADC_IN3_ADMA_LCDIF_D15 460 #define IMX8DXL_ADC_IN3_ADMA_LCDIF_D15 IMX8DXL_ADC_IN3 5 461 #define IMX8DXL_ADC_IN2_ADMA_ADC_IN2 461 #define IMX8DXL_ADC_IN2_ADMA_ADC_IN2 IMX8DXL_ADC_IN2 0 462 #define IMX8DXL_ADC_IN2_M40_UART0_RX 462 #define IMX8DXL_ADC_IN2_M40_UART0_RX IMX8DXL_ADC_IN2 1 463 #define IMX8DXL_ADC_IN2_M40_GPIO0_IO02 463 #define IMX8DXL_ADC_IN2_M40_GPIO0_IO02 IMX8DXL_ADC_IN2 2 464 #define IMX8DXL_ADC_IN2_ADMA_ACM_MCLK_IN0 464 #define IMX8DXL_ADC_IN2_ADMA_ACM_MCLK_IN0 IMX8DXL_ADC_IN2 3 465 #define IMX8DXL_ADC_IN2_LSIO_GPIO1_IO12 465 #define IMX8DXL_ADC_IN2_LSIO_GPIO1_IO12 IMX8DXL_ADC_IN2 4 466 #define IMX8DXL_ADC_IN2_ADMA_LCDIF_D16 466 #define IMX8DXL_ADC_IN2_ADMA_LCDIF_D16 IMX8DXL_ADC_IN2 5 467 #define IMX8DXL_ADC_IN5_ADMA_ADC_IN5 467 #define IMX8DXL_ADC_IN5_ADMA_ADC_IN5 IMX8DXL_ADC_IN5 0 468 #define IMX8DXL_ADC_IN5_M40_TPM0_CH1 468 #define IMX8DXL_ADC_IN5_M40_TPM0_CH1 IMX8DXL_ADC_IN5 1 469 #define IMX8DXL_ADC_IN5_M40_GPIO0_IO05 469 #define IMX8DXL_ADC_IN5_M40_GPIO0_IO05 IMX8DXL_ADC_IN5 2 470 #define IMX8DXL_ADC_IN5_ADMA_LCDIF_LCDBUSY 470 #define IMX8DXL_ADC_IN5_ADMA_LCDIF_LCDBUSY IMX8DXL_ADC_IN5 3 471 #define IMX8DXL_ADC_IN5_LSIO_GPIO1_IO13 471 #define IMX8DXL_ADC_IN5_LSIO_GPIO1_IO13 IMX8DXL_ADC_IN5 4 472 #define IMX8DXL_ADC_IN5_ADMA_LCDIF_D17 472 #define IMX8DXL_ADC_IN5_ADMA_LCDIF_D17 IMX8DXL_ADC_IN5 5 473 #define IMX8DXL_ADC_IN4_ADMA_ADC_IN4 473 #define IMX8DXL_ADC_IN4_ADMA_ADC_IN4 IMX8DXL_ADC_IN4 0 474 #define IMX8DXL_ADC_IN4_M40_TPM0_CH0 474 #define IMX8DXL_ADC_IN4_M40_TPM0_CH0 IMX8DXL_ADC_IN4 1 475 #define IMX8DXL_ADC_IN4_M40_GPIO0_IO04 475 #define IMX8DXL_ADC_IN4_M40_GPIO0_IO04 IMX8DXL_ADC_IN4 2 476 #define IMX8DXL_ADC_IN4_ADMA_LCDIF_LCDRESET 476 #define IMX8DXL_ADC_IN4_ADMA_LCDIF_LCDRESET IMX8DXL_ADC_IN4 3 477 #define IMX8DXL_ADC_IN4_LSIO_GPIO1_IO14 477 #define IMX8DXL_ADC_IN4_LSIO_GPIO1_IO14 IMX8DXL_ADC_IN4 4 478 #define IMX8DXL_FLEXCAN0_RX_ADMA_FLEXCAN0_RX 478 #define IMX8DXL_FLEXCAN0_RX_ADMA_FLEXCAN0_RX IMX8DXL_FLEXCAN0_RX 0 479 #define IMX8DXL_FLEXCAN0_RX_ADMA_SAI2_RXC 479 #define IMX8DXL_FLEXCAN0_RX_ADMA_SAI2_RXC IMX8DXL_FLEXCAN0_RX 1 480 #define IMX8DXL_FLEXCAN0_RX_ADMA_UART0_RTS_B 480 #define IMX8DXL_FLEXCAN0_RX_ADMA_UART0_RTS_B IMX8DXL_FLEXCAN0_RX 2 481 #define IMX8DXL_FLEXCAN0_RX_ADMA_SAI1_TXC 481 #define IMX8DXL_FLEXCAN0_RX_ADMA_SAI1_TXC IMX8DXL_FLEXCAN0_RX 3 482 #define IMX8DXL_FLEXCAN0_RX_LSIO_GPIO1_IO15 482 #define IMX8DXL_FLEXCAN0_RX_LSIO_GPIO1_IO15 IMX8DXL_FLEXCAN0_RX 4 483 #define IMX8DXL_FLEXCAN0_RX_LSIO_GPIO6_IO08 483 #define IMX8DXL_FLEXCAN0_RX_LSIO_GPIO6_IO08 IMX8DXL_FLEXCAN0_RX 5 484 #define IMX8DXL_FLEXCAN0_TX_ADMA_FLEXCAN0_TX 484 #define IMX8DXL_FLEXCAN0_TX_ADMA_FLEXCAN0_TX IMX8DXL_FLEXCAN0_TX 0 485 #define IMX8DXL_FLEXCAN0_TX_ADMA_SAI2_RXD 485 #define IMX8DXL_FLEXCAN0_TX_ADMA_SAI2_RXD IMX8DXL_FLEXCAN0_TX 1 486 #define IMX8DXL_FLEXCAN0_TX_ADMA_UART0_CTS_B 486 #define IMX8DXL_FLEXCAN0_TX_ADMA_UART0_CTS_B IMX8DXL_FLEXCAN0_TX 2 487 #define IMX8DXL_FLEXCAN0_TX_ADMA_SAI1_TXFS 487 #define IMX8DXL_FLEXCAN0_TX_ADMA_SAI1_TXFS IMX8DXL_FLEXCAN0_TX 3 488 #define IMX8DXL_FLEXCAN0_TX_LSIO_GPIO1_IO16 488 #define IMX8DXL_FLEXCAN0_TX_LSIO_GPIO1_IO16 IMX8DXL_FLEXCAN0_TX 4 489 #define IMX8DXL_FLEXCAN0_TX_LSIO_GPIO6_IO09 489 #define IMX8DXL_FLEXCAN0_TX_LSIO_GPIO6_IO09 IMX8DXL_FLEXCAN0_TX 5 490 #define IMX8DXL_FLEXCAN1_RX_ADMA_FLEXCAN1_RX 490 #define IMX8DXL_FLEXCAN1_RX_ADMA_FLEXCAN1_RX IMX8DXL_FLEXCAN1_RX 0 491 #define IMX8DXL_FLEXCAN1_RX_ADMA_SAI2_RXFS 491 #define IMX8DXL_FLEXCAN1_RX_ADMA_SAI2_RXFS IMX8DXL_FLEXCAN1_RX 1 492 #define IMX8DXL_FLEXCAN1_RX_ADMA_FTM_CH2 492 #define IMX8DXL_FLEXCAN1_RX_ADMA_FTM_CH2 IMX8DXL_FLEXCAN1_RX 2 493 #define IMX8DXL_FLEXCAN1_RX_ADMA_SAI1_TXD 493 #define IMX8DXL_FLEXCAN1_RX_ADMA_SAI1_TXD IMX8DXL_FLEXCAN1_RX 3 494 #define IMX8DXL_FLEXCAN1_RX_LSIO_GPIO1_IO17 494 #define IMX8DXL_FLEXCAN1_RX_LSIO_GPIO1_IO17 IMX8DXL_FLEXCAN1_RX 4 495 #define IMX8DXL_FLEXCAN1_RX_LSIO_GPIO6_IO10 495 #define IMX8DXL_FLEXCAN1_RX_LSIO_GPIO6_IO10 IMX8DXL_FLEXCAN1_RX 5 496 #define IMX8DXL_FLEXCAN1_TX_ADMA_FLEXCAN1_TX 496 #define IMX8DXL_FLEXCAN1_TX_ADMA_FLEXCAN1_TX IMX8DXL_FLEXCAN1_TX 0 497 #define IMX8DXL_FLEXCAN1_TX_ADMA_SAI3_RXC 497 #define IMX8DXL_FLEXCAN1_TX_ADMA_SAI3_RXC IMX8DXL_FLEXCAN1_TX 1 498 #define IMX8DXL_FLEXCAN1_TX_ADMA_DMA0_REQ_IN0 498 #define IMX8DXL_FLEXCAN1_TX_ADMA_DMA0_REQ_IN0 IMX8DXL_FLEXCAN1_TX 2 499 #define IMX8DXL_FLEXCAN1_TX_ADMA_SAI1_RXD 499 #define IMX8DXL_FLEXCAN1_TX_ADMA_SAI1_RXD IMX8DXL_FLEXCAN1_TX 3 500 #define IMX8DXL_FLEXCAN1_TX_LSIO_GPIO1_IO18 500 #define IMX8DXL_FLEXCAN1_TX_LSIO_GPIO1_IO18 IMX8DXL_FLEXCAN1_TX 4 501 #define IMX8DXL_FLEXCAN1_TX_LSIO_GPIO6_IO11 501 #define IMX8DXL_FLEXCAN1_TX_LSIO_GPIO6_IO11 IMX8DXL_FLEXCAN1_TX 5 502 #define IMX8DXL_FLEXCAN2_RX_ADMA_FLEXCAN2_RX 502 #define IMX8DXL_FLEXCAN2_RX_ADMA_FLEXCAN2_RX IMX8DXL_FLEXCAN2_RX 0 503 #define IMX8DXL_FLEXCAN2_RX_ADMA_SAI3_RXD 503 #define IMX8DXL_FLEXCAN2_RX_ADMA_SAI3_RXD IMX8DXL_FLEXCAN2_RX 1 504 #define IMX8DXL_FLEXCAN2_RX_ADMA_UART3_RX 504 #define IMX8DXL_FLEXCAN2_RX_ADMA_UART3_RX IMX8DXL_FLEXCAN2_RX 2 505 #define IMX8DXL_FLEXCAN2_RX_ADMA_SAI1_RXFS 505 #define IMX8DXL_FLEXCAN2_RX_ADMA_SAI1_RXFS IMX8DXL_FLEXCAN2_RX 3 506 #define IMX8DXL_FLEXCAN2_RX_LSIO_GPIO1_IO19 506 #define IMX8DXL_FLEXCAN2_RX_LSIO_GPIO1_IO19 IMX8DXL_FLEXCAN2_RX 4 507 #define IMX8DXL_FLEXCAN2_RX_LSIO_GPIO6_IO12 507 #define IMX8DXL_FLEXCAN2_RX_LSIO_GPIO6_IO12 IMX8DXL_FLEXCAN2_RX 5 508 #define IMX8DXL_FLEXCAN2_TX_ADMA_FLEXCAN2_TX 508 #define IMX8DXL_FLEXCAN2_TX_ADMA_FLEXCAN2_TX IMX8DXL_FLEXCAN2_TX 0 509 #define IMX8DXL_FLEXCAN2_TX_ADMA_SAI3_RXFS 509 #define IMX8DXL_FLEXCAN2_TX_ADMA_SAI3_RXFS IMX8DXL_FLEXCAN2_TX 1 510 #define IMX8DXL_FLEXCAN2_TX_ADMA_UART3_TX 510 #define IMX8DXL_FLEXCAN2_TX_ADMA_UART3_TX IMX8DXL_FLEXCAN2_TX 2 511 #define IMX8DXL_FLEXCAN2_TX_ADMA_SAI1_RXC 511 #define IMX8DXL_FLEXCAN2_TX_ADMA_SAI1_RXC IMX8DXL_FLEXCAN2_TX 3 512 #define IMX8DXL_FLEXCAN2_TX_LSIO_GPIO1_IO20 512 #define IMX8DXL_FLEXCAN2_TX_LSIO_GPIO1_IO20 IMX8DXL_FLEXCAN2_TX 4 513 #define IMX8DXL_FLEXCAN2_TX_LSIO_GPIO6_IO13 513 #define IMX8DXL_FLEXCAN2_TX_LSIO_GPIO6_IO13 IMX8DXL_FLEXCAN2_TX 5 514 #define IMX8DXL_UART0_RX_ADMA_UART0_RX 514 #define IMX8DXL_UART0_RX_ADMA_UART0_RX IMX8DXL_UART0_RX 0 515 #define IMX8DXL_UART0_RX_ADMA_MQS_R 515 #define IMX8DXL_UART0_RX_ADMA_MQS_R IMX8DXL_UART0_RX 1 516 #define IMX8DXL_UART0_RX_ADMA_FLEXCAN0_RX 516 #define IMX8DXL_UART0_RX_ADMA_FLEXCAN0_RX IMX8DXL_UART0_RX 2 517 #define IMX8DXL_UART0_RX_SCU_UART0_RX 517 #define IMX8DXL_UART0_RX_SCU_UART0_RX IMX8DXL_UART0_RX 3 518 #define IMX8DXL_UART0_RX_LSIO_GPIO1_IO21 518 #define IMX8DXL_UART0_RX_LSIO_GPIO1_IO21 IMX8DXL_UART0_RX 4 519 #define IMX8DXL_UART0_RX_LSIO_GPIO6_IO14 519 #define IMX8DXL_UART0_RX_LSIO_GPIO6_IO14 IMX8DXL_UART0_RX 5 520 #define IMX8DXL_UART0_TX_ADMA_UART0_TX 520 #define IMX8DXL_UART0_TX_ADMA_UART0_TX IMX8DXL_UART0_TX 0 521 #define IMX8DXL_UART0_TX_ADMA_MQS_L 521 #define IMX8DXL_UART0_TX_ADMA_MQS_L IMX8DXL_UART0_TX 1 522 #define IMX8DXL_UART0_TX_ADMA_FLEXCAN0_TX 522 #define IMX8DXL_UART0_TX_ADMA_FLEXCAN0_TX IMX8DXL_UART0_TX 2 523 #define IMX8DXL_UART0_TX_SCU_UART0_TX 523 #define IMX8DXL_UART0_TX_SCU_UART0_TX IMX8DXL_UART0_TX 3 524 #define IMX8DXL_UART0_TX_LSIO_GPIO1_IO22 524 #define IMX8DXL_UART0_TX_LSIO_GPIO1_IO22 IMX8DXL_UART0_TX 4 525 #define IMX8DXL_UART0_TX_LSIO_GPIO6_IO15 525 #define IMX8DXL_UART0_TX_LSIO_GPIO6_IO15 IMX8DXL_UART0_TX 5 526 #define IMX8DXL_UART2_TX_ADMA_UART2_TX 526 #define IMX8DXL_UART2_TX_ADMA_UART2_TX IMX8DXL_UART2_TX 0 527 #define IMX8DXL_UART2_TX_ADMA_FTM_CH1 527 #define IMX8DXL_UART2_TX_ADMA_FTM_CH1 IMX8DXL_UART2_TX 1 528 #define IMX8DXL_UART2_TX_ADMA_FLEXCAN1_TX 528 #define IMX8DXL_UART2_TX_ADMA_FLEXCAN1_TX IMX8DXL_UART2_TX 2 529 #define IMX8DXL_UART2_TX_LSIO_GPIO1_IO23 529 #define IMX8DXL_UART2_TX_LSIO_GPIO1_IO23 IMX8DXL_UART2_TX 4 530 #define IMX8DXL_UART2_TX_LSIO_GPIO6_IO16 530 #define IMX8DXL_UART2_TX_LSIO_GPIO6_IO16 IMX8DXL_UART2_TX 5 531 #define IMX8DXL_UART2_RX_ADMA_UART2_RX 531 #define IMX8DXL_UART2_RX_ADMA_UART2_RX IMX8DXL_UART2_RX 0 532 #define IMX8DXL_UART2_RX_ADMA_FTM_CH0 532 #define IMX8DXL_UART2_RX_ADMA_FTM_CH0 IMX8DXL_UART2_RX 1 533 #define IMX8DXL_UART2_RX_ADMA_FLEXCAN1_RX 533 #define IMX8DXL_UART2_RX_ADMA_FLEXCAN1_RX IMX8DXL_UART2_RX 2 534 #define IMX8DXL_UART2_RX_LSIO_GPIO1_IO24 534 #define IMX8DXL_UART2_RX_LSIO_GPIO1_IO24 IMX8DXL_UART2_RX 4 535 #define IMX8DXL_UART2_RX_LSIO_GPIO6_IO17 535 #define IMX8DXL_UART2_RX_LSIO_GPIO6_IO17 IMX8DXL_UART2_RX 5 536 #define IMX8DXL_JTAG_TRST_B_SCU_JTAG_TRST_B 536 #define IMX8DXL_JTAG_TRST_B_SCU_JTAG_TRST_B IMX8DXL_JTAG_TRST_B 0 537 #define IMX8DXL_JTAG_TRST_B_SCU_WDOG0_WDOG_OUT 537 #define IMX8DXL_JTAG_TRST_B_SCU_WDOG0_WDOG_OUT IMX8DXL_JTAG_TRST_B 1 538 #define IMX8DXL_PMIC_I2C_SCL_SCU_PMIC_I2C_SCL 538 #define IMX8DXL_PMIC_I2C_SCL_SCU_PMIC_I2C_SCL IMX8DXL_PMIC_I2C_SCL 0 539 #define IMX8DXL_PMIC_I2C_SCL_SCU_GPIO0_IOXX_PM 539 #define IMX8DXL_PMIC_I2C_SCL_SCU_GPIO0_IOXX_PMIC_A35_ON IMX8DXL_PMIC_I2C_SCL 1 540 #define IMX8DXL_PMIC_I2C_SCL_LSIO_GPIO2_IO01 540 #define IMX8DXL_PMIC_I2C_SCL_LSIO_GPIO2_IO01 IMX8DXL_PMIC_I2C_SCL 4 541 #define IMX8DXL_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA 541 #define IMX8DXL_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA IMX8DXL_PMIC_I2C_SDA 0 542 #define IMX8DXL_PMIC_I2C_SDA_SCU_GPIO0_IOXX_PM 542 #define IMX8DXL_PMIC_I2C_SDA_SCU_GPIO0_IOXX_PMIC_GPU_ON IMX8DXL_PMIC_I2C_SDA 1 543 #define IMX8DXL_PMIC_I2C_SDA_LSIO_GPIO2_IO02 543 #define IMX8DXL_PMIC_I2C_SDA_LSIO_GPIO2_IO02 IMX8DXL_PMIC_I2C_SDA 4 544 #define IMX8DXL_PMIC_INT_B_SCU_DSC_PMIC_INT_B 544 #define IMX8DXL_PMIC_INT_B_SCU_DSC_PMIC_INT_B IMX8DXL_PMIC_INT_B 0 545 #define IMX8DXL_SCU_GPIO0_00_SCU_GPIO0_IO00 545 #define IMX8DXL_SCU_GPIO0_00_SCU_GPIO0_IO00 IMX8DXL_SCU_GPIO0_00 0 546 #define IMX8DXL_SCU_GPIO0_00_SCU_UART0_RX 546 #define IMX8DXL_SCU_GPIO0_00_SCU_UART0_RX IMX8DXL_SCU_GPIO0_00 1 547 #define IMX8DXL_SCU_GPIO0_00_M40_UART0_RX 547 #define IMX8DXL_SCU_GPIO0_00_M40_UART0_RX IMX8DXL_SCU_GPIO0_00 2 548 #define IMX8DXL_SCU_GPIO0_00_ADMA_UART3_RX 548 #define IMX8DXL_SCU_GPIO0_00_ADMA_UART3_RX IMX8DXL_SCU_GPIO0_00 3 549 #define IMX8DXL_SCU_GPIO0_00_LSIO_GPIO2_IO03 549 #define IMX8DXL_SCU_GPIO0_00_LSIO_GPIO2_IO03 IMX8DXL_SCU_GPIO0_00 4 550 #define IMX8DXL_SCU_GPIO0_01_SCU_GPIO0_IO01 550 #define IMX8DXL_SCU_GPIO0_01_SCU_GPIO0_IO01 IMX8DXL_SCU_GPIO0_01 0 551 #define IMX8DXL_SCU_GPIO0_01_SCU_UART0_TX 551 #define IMX8DXL_SCU_GPIO0_01_SCU_UART0_TX IMX8DXL_SCU_GPIO0_01 1 552 #define IMX8DXL_SCU_GPIO0_01_M40_UART0_TX 552 #define IMX8DXL_SCU_GPIO0_01_M40_UART0_TX IMX8DXL_SCU_GPIO0_01 2 553 #define IMX8DXL_SCU_GPIO0_01_ADMA_UART3_TX 553 #define IMX8DXL_SCU_GPIO0_01_ADMA_UART3_TX IMX8DXL_SCU_GPIO0_01 3 554 #define IMX8DXL_SCU_GPIO0_01_SCU_WDOG0_WDOG_OU 554 #define IMX8DXL_SCU_GPIO0_01_SCU_WDOG0_WDOG_OUT IMX8DXL_SCU_GPIO0_01 4 555 #define IMX8DXL_SCU_PMIC_STANDBY_SCU_DSC_PMIC_ 555 #define IMX8DXL_SCU_PMIC_STANDBY_SCU_DSC_PMIC_STANDBY IMX8DXL_SCU_PMIC_STANDBY 0 556 #define IMX8DXL_SCU_BOOT_MODE1_SCU_DSC_BOOT_MO 556 #define IMX8DXL_SCU_BOOT_MODE1_SCU_DSC_BOOT_MODE1 IMX8DXL_SCU_BOOT_MODE1 0 557 #define IMX8DXL_SCU_BOOT_MODE0_SCU_DSC_BOOT_MO 557 #define IMX8DXL_SCU_BOOT_MODE0_SCU_DSC_BOOT_MODE0 IMX8DXL_SCU_BOOT_MODE0 0 558 #define IMX8DXL_SCU_BOOT_MODE2_SCU_DSC_BOOT_MO 558 #define IMX8DXL_SCU_BOOT_MODE2_SCU_DSC_BOOT_MODE2 IMX8DXL_SCU_BOOT_MODE2 0 559 #define IMX8DXL_SCU_BOOT_MODE2_SCU_DSC_RTC_CLO 559 #define IMX8DXL_SCU_BOOT_MODE2_SCU_DSC_RTC_CLOCK_OUTPUT_32K IMX8DXL_SCU_BOOT_MODE2 1 560 #define IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO2_IO 560 #define IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO2_IO05_IN IMX8DXL_SNVS_TAMPER_OUT1 4 561 #define IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO6_IO 561 #define IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO6_IO19_IN IMX8DXL_SNVS_TAMPER_OUT1 5 562 #define IMX8DXL_SNVS_TAMPER_OUT2_LSIO_GPIO2_IO 562 #define IMX8DXL_SNVS_TAMPER_OUT2_LSIO_GPIO2_IO06_IN IMX8DXL_SNVS_TAMPER_OUT2 4 563 #define IMX8DXL_SNVS_TAMPER_OUT2_LSIO_GPIO6_IO 563 #define IMX8DXL_SNVS_TAMPER_OUT2_LSIO_GPIO6_IO20_IN IMX8DXL_SNVS_TAMPER_OUT2 5 564 #define IMX8DXL_SNVS_TAMPER_OUT3_ADMA_SAI2_RXC 564 #define IMX8DXL_SNVS_TAMPER_OUT3_ADMA_SAI2_RXC IMX8DXL_SNVS_TAMPER_OUT3 2 565 #define IMX8DXL_SNVS_TAMPER_OUT3_LSIO_GPIO2_IO 565 #define IMX8DXL_SNVS_TAMPER_OUT3_LSIO_GPIO2_IO07_IN IMX8DXL_SNVS_TAMPER_OUT3 4 566 #define IMX8DXL_SNVS_TAMPER_OUT3_LSIO_GPIO6_IO 566 #define IMX8DXL_SNVS_TAMPER_OUT3_LSIO_GPIO6_IO21_IN IMX8DXL_SNVS_TAMPER_OUT3 5 567 #define IMX8DXL_SNVS_TAMPER_OUT4_ADMA_SAI2_RXD 567 #define IMX8DXL_SNVS_TAMPER_OUT4_ADMA_SAI2_RXD IMX8DXL_SNVS_TAMPER_OUT4 2 568 #define IMX8DXL_SNVS_TAMPER_OUT4_LSIO_GPIO2_IO 568 #define IMX8DXL_SNVS_TAMPER_OUT4_LSIO_GPIO2_IO08_IN IMX8DXL_SNVS_TAMPER_OUT4 4 569 #define IMX8DXL_SNVS_TAMPER_OUT4_LSIO_GPIO6_IO 569 #define IMX8DXL_SNVS_TAMPER_OUT4_LSIO_GPIO6_IO22_IN IMX8DXL_SNVS_TAMPER_OUT4 5 570 #define IMX8DXL_SNVS_TAMPER_IN0_ADMA_SAI2_RXFS 570 #define IMX8DXL_SNVS_TAMPER_IN0_ADMA_SAI2_RXFS IMX8DXL_SNVS_TAMPER_IN0 2 571 #define IMX8DXL_SNVS_TAMPER_IN0_LSIO_GPIO2_IO0 571 #define IMX8DXL_SNVS_TAMPER_IN0_LSIO_GPIO2_IO09_IN IMX8DXL_SNVS_TAMPER_IN0 4 572 #define IMX8DXL_SNVS_TAMPER_IN0_LSIO_GPIO6_IO2 572 #define IMX8DXL_SNVS_TAMPER_IN0_LSIO_GPIO6_IO23_IN IMX8DXL_SNVS_TAMPER_IN0 5 573 #define IMX8DXL_SNVS_TAMPER_IN1_ADMA_SAI3_RXC 573 #define IMX8DXL_SNVS_TAMPER_IN1_ADMA_SAI3_RXC IMX8DXL_SNVS_TAMPER_IN1 2 574 #define IMX8DXL_SNVS_TAMPER_IN1_LSIO_GPIO2_IO1 574 #define IMX8DXL_SNVS_TAMPER_IN1_LSIO_GPIO2_IO10_IN IMX8DXL_SNVS_TAMPER_IN1 4 575 #define IMX8DXL_SNVS_TAMPER_IN1_LSIO_GPIO6_IO2 575 #define IMX8DXL_SNVS_TAMPER_IN1_LSIO_GPIO6_IO24_IN IMX8DXL_SNVS_TAMPER_IN1 5 576 #define IMX8DXL_SNVS_TAMPER_IN2_ADMA_SAI3_RXD 576 #define IMX8DXL_SNVS_TAMPER_IN2_ADMA_SAI3_RXD IMX8DXL_SNVS_TAMPER_IN2 2 577 #define IMX8DXL_SNVS_TAMPER_IN2_LSIO_GPIO2_IO1 577 #define IMX8DXL_SNVS_TAMPER_IN2_LSIO_GPIO2_IO11_IN IMX8DXL_SNVS_TAMPER_IN2 4 578 #define IMX8DXL_SNVS_TAMPER_IN2_LSIO_GPIO6_IO2 578 #define IMX8DXL_SNVS_TAMPER_IN2_LSIO_GPIO6_IO25_IN IMX8DXL_SNVS_TAMPER_IN2 5 579 #define IMX8DXL_SNVS_TAMPER_IN3_ADMA_SAI3_RXFS 579 #define IMX8DXL_SNVS_TAMPER_IN3_ADMA_SAI3_RXFS IMX8DXL_SNVS_TAMPER_IN3 2 580 #define IMX8DXL_SNVS_TAMPER_IN3_LSIO_GPIO2_IO1 580 #define IMX8DXL_SNVS_TAMPER_IN3_LSIO_GPIO2_IO12_IN IMX8DXL_SNVS_TAMPER_IN3 4 581 #define IMX8DXL_SNVS_TAMPER_IN3_LSIO_GPIO6_IO2 581 #define IMX8DXL_SNVS_TAMPER_IN3_LSIO_GPIO6_IO26_IN IMX8DXL_SNVS_TAMPER_IN3 5 582 #define IMX8DXL_SPI1_SCK_ADMA_I2C2_SDA 582 #define IMX8DXL_SPI1_SCK_ADMA_I2C2_SDA IMX8DXL_SPI1_SCK 2 583 #define IMX8DXL_SPI1_SCK_ADMA_SPI1_SCK 583 #define IMX8DXL_SPI1_SCK_ADMA_SPI1_SCK IMX8DXL_SPI1_SCK 3 584 #define IMX8DXL_SPI1_SCK_LSIO_GPIO3_IO00 584 #define IMX8DXL_SPI1_SCK_LSIO_GPIO3_IO00 IMX8DXL_SPI1_SCK 4 585 #define IMX8DXL_SPI1_SDO_ADMA_I2C2_SCL 585 #define IMX8DXL_SPI1_SDO_ADMA_I2C2_SCL IMX8DXL_SPI1_SDO 2 586 #define IMX8DXL_SPI1_SDO_ADMA_SPI1_SDO 586 #define IMX8DXL_SPI1_SDO_ADMA_SPI1_SDO IMX8DXL_SPI1_SDO 3 587 #define IMX8DXL_SPI1_SDO_LSIO_GPIO3_IO01 587 #define IMX8DXL_SPI1_SDO_LSIO_GPIO3_IO01 IMX8DXL_SPI1_SDO 4 588 #define IMX8DXL_SPI1_SDI_ADMA_I2C3_SCL 588 #define IMX8DXL_SPI1_SDI_ADMA_I2C3_SCL IMX8DXL_SPI1_SDI 2 589 #define IMX8DXL_SPI1_SDI_ADMA_SPI1_SDI 589 #define IMX8DXL_SPI1_SDI_ADMA_SPI1_SDI IMX8DXL_SPI1_SDI 3 590 #define IMX8DXL_SPI1_SDI_LSIO_GPIO3_IO02 590 #define IMX8DXL_SPI1_SDI_LSIO_GPIO3_IO02 IMX8DXL_SPI1_SDI 4 591 #define IMX8DXL_SPI1_CS0_ADMA_I2C3_SDA 591 #define IMX8DXL_SPI1_CS0_ADMA_I2C3_SDA IMX8DXL_SPI1_CS0 2 592 #define IMX8DXL_SPI1_CS0_ADMA_SPI1_CS0 592 #define IMX8DXL_SPI1_CS0_ADMA_SPI1_CS0 IMX8DXL_SPI1_CS0 3 593 #define IMX8DXL_SPI1_CS0_LSIO_GPIO3_IO03 593 #define IMX8DXL_SPI1_CS0_LSIO_GPIO3_IO03 IMX8DXL_SPI1_CS0 4 594 #define IMX8DXL_QSPI0A_DATA1_LSIO_QSPI0A_DATA1 594 #define IMX8DXL_QSPI0A_DATA1_LSIO_QSPI0A_DATA1 IMX8DXL_QSPI0A_DATA1 0 595 #define IMX8DXL_QSPI0A_DATA1_LSIO_GPIO3_IO10 595 #define IMX8DXL_QSPI0A_DATA1_LSIO_GPIO3_IO10 IMX8DXL_QSPI0A_DATA1 4 596 #define IMX8DXL_QSPI0A_DATA0_LSIO_QSPI0A_DATA0 596 #define IMX8DXL_QSPI0A_DATA0_LSIO_QSPI0A_DATA0 IMX8DXL_QSPI0A_DATA0 0 597 #define IMX8DXL_QSPI0A_DATA0_LSIO_GPIO3_IO09 597 #define IMX8DXL_QSPI0A_DATA0_LSIO_GPIO3_IO09 IMX8DXL_QSPI0A_DATA0 4 598 #define IMX8DXL_QSPI0A_DATA3_LSIO_QSPI0A_DATA3 598 #define IMX8DXL_QSPI0A_DATA3_LSIO_QSPI0A_DATA3 IMX8DXL_QSPI0A_DATA3 0 599 #define IMX8DXL_QSPI0A_DATA3_LSIO_GPIO3_IO12 599 #define IMX8DXL_QSPI0A_DATA3_LSIO_GPIO3_IO12 IMX8DXL_QSPI0A_DATA3 4 600 #define IMX8DXL_QSPI0A_DATA2_LSIO_QSPI0A_DATA2 600 #define IMX8DXL_QSPI0A_DATA2_LSIO_QSPI0A_DATA2 IMX8DXL_QSPI0A_DATA2 0 601 #define IMX8DXL_QSPI0A_DATA2_LSIO_GPIO3_IO11 601 #define IMX8DXL_QSPI0A_DATA2_LSIO_GPIO3_IO11 IMX8DXL_QSPI0A_DATA2 4 602 #define IMX8DXL_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B 602 #define IMX8DXL_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B IMX8DXL_QSPI0A_SS0_B 0 603 #define IMX8DXL_QSPI0A_SS0_B_LSIO_GPIO3_IO14 603 #define IMX8DXL_QSPI0A_SS0_B_LSIO_GPIO3_IO14 IMX8DXL_QSPI0A_SS0_B 4 604 #define IMX8DXL_QSPI0A_DQS_LSIO_QSPI0A_DQS 604 #define IMX8DXL_QSPI0A_DQS_LSIO_QSPI0A_DQS IMX8DXL_QSPI0A_DQS 0 605 #define IMX8DXL_QSPI0A_DQS_LSIO_GPIO3_IO13 605 #define IMX8DXL_QSPI0A_DQS_LSIO_GPIO3_IO13 IMX8DXL_QSPI0A_DQS 4 606 #define IMX8DXL_QSPI0A_SCLK_LSIO_QSPI0A_SCLK 606 #define IMX8DXL_QSPI0A_SCLK_LSIO_QSPI0A_SCLK IMX8DXL_QSPI0A_SCLK 0 607 #define IMX8DXL_QSPI0A_SCLK_LSIO_GPIO3_IO16 607 #define IMX8DXL_QSPI0A_SCLK_LSIO_GPIO3_IO16 IMX8DXL_QSPI0A_SCLK 4 608 #define IMX8DXL_QSPI0B_SCLK_LSIO_QSPI0B_SCLK 608 #define IMX8DXL_QSPI0B_SCLK_LSIO_QSPI0B_SCLK IMX8DXL_QSPI0B_SCLK 0 609 #define IMX8DXL_QSPI0B_SCLK_LSIO_GPIO3_IO17 609 #define IMX8DXL_QSPI0B_SCLK_LSIO_GPIO3_IO17 IMX8DXL_QSPI0B_SCLK 4 610 #define IMX8DXL_QSPI0B_DQS_LSIO_QSPI0B_DQS 610 #define IMX8DXL_QSPI0B_DQS_LSIO_QSPI0B_DQS IMX8DXL_QSPI0B_DQS 0 611 #define IMX8DXL_QSPI0B_DQS_LSIO_GPIO3_IO22 611 #define IMX8DXL_QSPI0B_DQS_LSIO_GPIO3_IO22 IMX8DXL_QSPI0B_DQS 4 612 #define IMX8DXL_QSPI0B_DATA1_LSIO_QSPI0B_DATA1 612 #define IMX8DXL_QSPI0B_DATA1_LSIO_QSPI0B_DATA1 IMX8DXL_QSPI0B_DATA1 0 613 #define IMX8DXL_QSPI0B_DATA1_LSIO_GPIO3_IO19 613 #define IMX8DXL_QSPI0B_DATA1_LSIO_GPIO3_IO19 IMX8DXL_QSPI0B_DATA1 4 614 #define IMX8DXL_QSPI0B_DATA0_LSIO_QSPI0B_DATA0 614 #define IMX8DXL_QSPI0B_DATA0_LSIO_QSPI0B_DATA0 IMX8DXL_QSPI0B_DATA0 0 615 #define IMX8DXL_QSPI0B_DATA0_LSIO_GPIO3_IO18 615 #define IMX8DXL_QSPI0B_DATA0_LSIO_GPIO3_IO18 IMX8DXL_QSPI0B_DATA0 4 616 #define IMX8DXL_QSPI0B_DATA3_LSIO_QSPI0B_DATA3 616 #define IMX8DXL_QSPI0B_DATA3_LSIO_QSPI0B_DATA3 IMX8DXL_QSPI0B_DATA3 0 617 #define IMX8DXL_QSPI0B_DATA3_LSIO_GPIO3_IO21 617 #define IMX8DXL_QSPI0B_DATA3_LSIO_GPIO3_IO21 IMX8DXL_QSPI0B_DATA3 4 618 #define IMX8DXL_QSPI0B_DATA2_LSIO_QSPI0B_DATA2 618 #define IMX8DXL_QSPI0B_DATA2_LSIO_QSPI0B_DATA2 IMX8DXL_QSPI0B_DATA2 0 619 #define IMX8DXL_QSPI0B_DATA2_LSIO_GPIO3_IO20 619 #define IMX8DXL_QSPI0B_DATA2_LSIO_GPIO3_IO20 IMX8DXL_QSPI0B_DATA2 4 620 #define IMX8DXL_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B 620 #define IMX8DXL_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B IMX8DXL_QSPI0B_SS0_B 0 621 #define IMX8DXL_QSPI0B_SS0_B_LSIO_GPIO3_IO23 621 #define IMX8DXL_QSPI0B_SS0_B_LSIO_GPIO3_IO23 IMX8DXL_QSPI0B_SS0_B 4 622 #define IMX8DXL_QSPI0B_SS0_B_LSIO_QSPI0A_SS1_B 622 #define IMX8DXL_QSPI0B_SS0_B_LSIO_QSPI0A_SS1_B IMX8DXL_QSPI0B_SS0_B 5 623 623 624 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP_ 624 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP 0 625 #define IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO_PAD 625 #define IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO_PAD IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO 0 626 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0_ 626 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 0 627 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP_ 627 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP 0 628 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENE 628 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0 0 629 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENE 629 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1 0 630 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT_P 630 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT 0 631 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB_ 631 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB 0 632 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK_ 632 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK 0 633 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT_ 633 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT 0 634 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH_P 634 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH 0 635 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD_ 635 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD 0 636 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A_P 636 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A 0 637 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B_P 637 #define IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B_PAD IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B 0 638 638 639 #endif 639 #endif 640 640
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.