1 /* SPDX-License-Identifier: GPL-2.0 OR MIT */ 1 /* SPDX-License-Identifier: GPL-2.0 OR MIT */ 2 /* 2 /* 3 * Copyright (C) 2022 Emil Renner Berthing <ke 3 * Copyright (C) 2022 Emil Renner Berthing <kernel@esmil.dk> 4 * Copyright (C) 2022 StarFive Technology Co., 4 * Copyright (C) 2022 StarFive Technology Co., Ltd. 5 */ 5 */ 6 6 7 #ifndef __DT_BINDINGS_PINCTRL_STARFIVE_JH7110_ 7 #ifndef __DT_BINDINGS_PINCTRL_STARFIVE_JH7110_H__ 8 #define __DT_BINDINGS_PINCTRL_STARFIVE_JH7110_ 8 #define __DT_BINDINGS_PINCTRL_STARFIVE_JH7110_H__ 9 9 10 /* sys_iomux pins */ 10 /* sys_iomux pins */ 11 #define PAD_GPIO0 0 11 #define PAD_GPIO0 0 12 #define PAD_GPIO1 1 12 #define PAD_GPIO1 1 13 #define PAD_GPIO2 2 13 #define PAD_GPIO2 2 14 #define PAD_GPIO3 3 14 #define PAD_GPIO3 3 15 #define PAD_GPIO4 4 15 #define PAD_GPIO4 4 16 #define PAD_GPIO5 5 16 #define PAD_GPIO5 5 17 #define PAD_GPIO6 6 17 #define PAD_GPIO6 6 18 #define PAD_GPIO7 7 18 #define PAD_GPIO7 7 19 #define PAD_GPIO8 8 19 #define PAD_GPIO8 8 20 #define PAD_GPIO9 9 20 #define PAD_GPIO9 9 21 #define PAD_GPIO10 10 21 #define PAD_GPIO10 10 22 #define PAD_GPIO11 11 22 #define PAD_GPIO11 11 23 #define PAD_GPIO12 12 23 #define PAD_GPIO12 12 24 #define PAD_GPIO13 13 24 #define PAD_GPIO13 13 25 #define PAD_GPIO14 14 25 #define PAD_GPIO14 14 26 #define PAD_GPIO15 15 26 #define PAD_GPIO15 15 27 #define PAD_GPIO16 16 27 #define PAD_GPIO16 16 28 #define PAD_GPIO17 17 28 #define PAD_GPIO17 17 29 #define PAD_GPIO18 18 29 #define PAD_GPIO18 18 30 #define PAD_GPIO19 19 30 #define PAD_GPIO19 19 31 #define PAD_GPIO20 20 31 #define PAD_GPIO20 20 32 #define PAD_GPIO21 21 32 #define PAD_GPIO21 21 33 #define PAD_GPIO22 22 33 #define PAD_GPIO22 22 34 #define PAD_GPIO23 23 34 #define PAD_GPIO23 23 35 #define PAD_GPIO24 24 35 #define PAD_GPIO24 24 36 #define PAD_GPIO25 25 36 #define PAD_GPIO25 25 37 #define PAD_GPIO26 26 37 #define PAD_GPIO26 26 38 #define PAD_GPIO27 27 38 #define PAD_GPIO27 27 39 #define PAD_GPIO28 28 39 #define PAD_GPIO28 28 40 #define PAD_GPIO29 29 40 #define PAD_GPIO29 29 41 #define PAD_GPIO30 30 41 #define PAD_GPIO30 30 42 #define PAD_GPIO31 31 42 #define PAD_GPIO31 31 43 #define PAD_GPIO32 32 43 #define PAD_GPIO32 32 44 #define PAD_GPIO33 33 44 #define PAD_GPIO33 33 45 #define PAD_GPIO34 34 45 #define PAD_GPIO34 34 46 #define PAD_GPIO35 35 46 #define PAD_GPIO35 35 47 #define PAD_GPIO36 36 47 #define PAD_GPIO36 36 48 #define PAD_GPIO37 37 48 #define PAD_GPIO37 37 49 #define PAD_GPIO38 38 49 #define PAD_GPIO38 38 50 #define PAD_GPIO39 39 50 #define PAD_GPIO39 39 51 #define PAD_GPIO40 40 51 #define PAD_GPIO40 40 52 #define PAD_GPIO41 41 52 #define PAD_GPIO41 41 53 #define PAD_GPIO42 42 53 #define PAD_GPIO42 42 54 #define PAD_GPIO43 43 54 #define PAD_GPIO43 43 55 #define PAD_GPIO44 44 55 #define PAD_GPIO44 44 56 #define PAD_GPIO45 45 56 #define PAD_GPIO45 45 57 #define PAD_GPIO46 46 57 #define PAD_GPIO46 46 58 #define PAD_GPIO47 47 58 #define PAD_GPIO47 47 59 #define PAD_GPIO48 48 59 #define PAD_GPIO48 48 60 #define PAD_GPIO49 49 60 #define PAD_GPIO49 49 61 #define PAD_GPIO50 50 61 #define PAD_GPIO50 50 62 #define PAD_GPIO51 51 62 #define PAD_GPIO51 51 63 #define PAD_GPIO52 52 63 #define PAD_GPIO52 52 64 #define PAD_GPIO53 53 64 #define PAD_GPIO53 53 65 #define PAD_GPIO54 54 65 #define PAD_GPIO54 54 66 #define PAD_GPIO55 55 66 #define PAD_GPIO55 55 67 #define PAD_GPIO56 56 67 #define PAD_GPIO56 56 68 #define PAD_GPIO57 57 68 #define PAD_GPIO57 57 69 #define PAD_GPIO58 58 69 #define PAD_GPIO58 58 70 #define PAD_GPIO59 59 70 #define PAD_GPIO59 59 71 #define PAD_GPIO60 60 71 #define PAD_GPIO60 60 72 #define PAD_GPIO61 61 72 #define PAD_GPIO61 61 73 #define PAD_GPIO62 62 73 #define PAD_GPIO62 62 74 #define PAD_GPIO63 63 74 #define PAD_GPIO63 63 75 #define PAD_SD0_CLK 64 75 #define PAD_SD0_CLK 64 76 #define PAD_SD0_CMD 65 76 #define PAD_SD0_CMD 65 77 #define PAD_SD0_DATA0 66 77 #define PAD_SD0_DATA0 66 78 #define PAD_SD0_DATA1 67 78 #define PAD_SD0_DATA1 67 79 #define PAD_SD0_DATA2 68 79 #define PAD_SD0_DATA2 68 80 #define PAD_SD0_DATA3 69 80 #define PAD_SD0_DATA3 69 81 #define PAD_SD0_DATA4 70 81 #define PAD_SD0_DATA4 70 82 #define PAD_SD0_DATA5 71 82 #define PAD_SD0_DATA5 71 83 #define PAD_SD0_DATA6 72 83 #define PAD_SD0_DATA6 72 84 #define PAD_SD0_DATA7 73 84 #define PAD_SD0_DATA7 73 85 #define PAD_SD0_STRB 74 85 #define PAD_SD0_STRB 74 86 #define PAD_GMAC1_MDC 75 86 #define PAD_GMAC1_MDC 75 87 #define PAD_GMAC1_MDIO 76 87 #define PAD_GMAC1_MDIO 76 88 #define PAD_GMAC1_RXD0 77 88 #define PAD_GMAC1_RXD0 77 89 #define PAD_GMAC1_RXD1 78 89 #define PAD_GMAC1_RXD1 78 90 #define PAD_GMAC1_RXD2 79 90 #define PAD_GMAC1_RXD2 79 91 #define PAD_GMAC1_RXD3 80 91 #define PAD_GMAC1_RXD3 80 92 #define PAD_GMAC1_RXDV 81 92 #define PAD_GMAC1_RXDV 81 93 #define PAD_GMAC1_RXC 82 93 #define PAD_GMAC1_RXC 82 94 #define PAD_GMAC1_TXD0 83 94 #define PAD_GMAC1_TXD0 83 95 #define PAD_GMAC1_TXD1 84 95 #define PAD_GMAC1_TXD1 84 96 #define PAD_GMAC1_TXD2 85 96 #define PAD_GMAC1_TXD2 85 97 #define PAD_GMAC1_TXD3 86 97 #define PAD_GMAC1_TXD3 86 98 #define PAD_GMAC1_TXEN 87 98 #define PAD_GMAC1_TXEN 87 99 #define PAD_GMAC1_TXC 88 99 #define PAD_GMAC1_TXC 88 100 #define PAD_QSPI_SCLK 89 100 #define PAD_QSPI_SCLK 89 101 #define PAD_QSPI_CS0 90 101 #define PAD_QSPI_CS0 90 102 #define PAD_QSPI_DATA0 91 102 #define PAD_QSPI_DATA0 91 103 #define PAD_QSPI_DATA1 92 103 #define PAD_QSPI_DATA1 92 104 #define PAD_QSPI_DATA2 93 104 #define PAD_QSPI_DATA2 93 105 #define PAD_QSPI_DATA3 94 105 #define PAD_QSPI_DATA3 94 106 106 107 /* aon_iomux pins */ 107 /* aon_iomux pins */ 108 #define PAD_TESTEN 0 108 #define PAD_TESTEN 0 109 #define PAD_RGPIO0 1 109 #define PAD_RGPIO0 1 110 #define PAD_RGPIO1 2 110 #define PAD_RGPIO1 2 111 #define PAD_RGPIO2 3 111 #define PAD_RGPIO2 3 112 #define PAD_RGPIO3 4 112 #define PAD_RGPIO3 4 113 #define PAD_RSTN 5 113 #define PAD_RSTN 5 114 #define PAD_GMAC0_MDC 6 114 #define PAD_GMAC0_MDC 6 115 #define PAD_GMAC0_MDIO 7 115 #define PAD_GMAC0_MDIO 7 116 #define PAD_GMAC0_RXD0 8 116 #define PAD_GMAC0_RXD0 8 117 #define PAD_GMAC0_RXD1 9 117 #define PAD_GMAC0_RXD1 9 118 #define PAD_GMAC0_RXD2 10 118 #define PAD_GMAC0_RXD2 10 119 #define PAD_GMAC0_RXD3 11 119 #define PAD_GMAC0_RXD3 11 120 #define PAD_GMAC0_RXDV 12 120 #define PAD_GMAC0_RXDV 12 121 #define PAD_GMAC0_RXC 13 121 #define PAD_GMAC0_RXC 13 122 #define PAD_GMAC0_TXD0 14 122 #define PAD_GMAC0_TXD0 14 123 #define PAD_GMAC0_TXD1 15 123 #define PAD_GMAC0_TXD1 15 124 #define PAD_GMAC0_TXD2 16 124 #define PAD_GMAC0_TXD2 16 125 #define PAD_GMAC0_TXD3 17 125 #define PAD_GMAC0_TXD3 17 126 #define PAD_GMAC0_TXEN 18 126 #define PAD_GMAC0_TXEN 18 127 #define PAD_GMAC0_TXC 19 127 #define PAD_GMAC0_TXC 19 128 128 129 #define GPOUT_LOW 0 129 #define GPOUT_LOW 0 130 #define GPOUT_HIGH 1 130 #define GPOUT_HIGH 1 131 131 132 #define GPOEN_ENABLE 0 132 #define GPOEN_ENABLE 0 133 #define GPOEN_DISABLE 1 133 #define GPOEN_DISABLE 1 134 134 135 #define GPI_NONE 255 135 #define GPI_NONE 255 136 136 137 #endif 137 #endif 138 138
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.