~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/reset/altr,rst-mgr.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/reset/altr,rst-mgr.h (Architecture mips) and /include/dt-bindings/reset/altr,rst-mgr.h (Architecture sparc64)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 /* SPDX-License-Identifier: GPL-2.0-only */
  2 /*                                                  2 /*
  3  * Copyright (c) 2014, Steffen Trumtrar <s.tru      3  * Copyright (c) 2014, Steffen Trumtrar <s.trumtrar@pengutronix.de>
  4  */                                                 4  */
  5                                                     5 
  6 #ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_H           6 #ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_H
  7 #define _DT_BINDINGS_RESET_ALTR_RST_MGR_H           7 #define _DT_BINDINGS_RESET_ALTR_RST_MGR_H
  8                                                     8 
  9 /* MPUMODRST */                                     9 /* MPUMODRST */
 10 #define CPU0_RESET              0                  10 #define CPU0_RESET              0
 11 #define CPU1_RESET              1                  11 #define CPU1_RESET              1
 12 #define WDS_RESET               2                  12 #define WDS_RESET               2
 13 #define SCUPER_RESET            3                  13 #define SCUPER_RESET            3
 14 #define L2_RESET                4                  14 #define L2_RESET                4
 15                                                    15 
 16 /* PERMODRST */                                    16 /* PERMODRST */
 17 #define EMAC0_RESET             32                 17 #define EMAC0_RESET             32
 18 #define EMAC1_RESET             33                 18 #define EMAC1_RESET             33
 19 #define USB0_RESET              34                 19 #define USB0_RESET              34
 20 #define USB1_RESET              35                 20 #define USB1_RESET              35
 21 #define NAND_RESET              36                 21 #define NAND_RESET              36
 22 #define QSPI_RESET              37                 22 #define QSPI_RESET              37
 23 #define L4WD0_RESET             38                 23 #define L4WD0_RESET             38
 24 #define L4WD1_RESET             39                 24 #define L4WD1_RESET             39
 25 #define OSC1TIMER0_RESET        40                 25 #define OSC1TIMER0_RESET        40
 26 #define OSC1TIMER1_RESET        41                 26 #define OSC1TIMER1_RESET        41
 27 #define SPTIMER0_RESET          42                 27 #define SPTIMER0_RESET          42
 28 #define SPTIMER1_RESET          43                 28 #define SPTIMER1_RESET          43
 29 #define I2C0_RESET              44                 29 #define I2C0_RESET              44
 30 #define I2C1_RESET              45                 30 #define I2C1_RESET              45
 31 #define I2C2_RESET              46                 31 #define I2C2_RESET              46
 32 #define I2C3_RESET              47                 32 #define I2C3_RESET              47
 33 #define UART0_RESET             48                 33 #define UART0_RESET             48
 34 #define UART1_RESET             49                 34 #define UART1_RESET             49
 35 #define SPIM0_RESET             50                 35 #define SPIM0_RESET             50
 36 #define SPIM1_RESET             51                 36 #define SPIM1_RESET             51
 37 #define SPIS0_RESET             52                 37 #define SPIS0_RESET             52
 38 #define SPIS1_RESET             53                 38 #define SPIS1_RESET             53
 39 #define SDMMC_RESET             54                 39 #define SDMMC_RESET             54
 40 #define CAN0_RESET              55                 40 #define CAN0_RESET              55
 41 #define CAN1_RESET              56                 41 #define CAN1_RESET              56
 42 #define GPIO0_RESET             57                 42 #define GPIO0_RESET             57
 43 #define GPIO1_RESET             58                 43 #define GPIO1_RESET             58
 44 #define GPIO2_RESET             59                 44 #define GPIO2_RESET             59
 45 #define DMA_RESET               60                 45 #define DMA_RESET               60
 46 #define SDR_RESET               61                 46 #define SDR_RESET               61
 47                                                    47 
 48 /* PER2MODRST */                                   48 /* PER2MODRST */
 49 #define DMAIF0_RESET            64                 49 #define DMAIF0_RESET            64
 50 #define DMAIF1_RESET            65                 50 #define DMAIF1_RESET            65
 51 #define DMAIF2_RESET            66                 51 #define DMAIF2_RESET            66
 52 #define DMAIF3_RESET            67                 52 #define DMAIF3_RESET            67
 53 #define DMAIF4_RESET            68                 53 #define DMAIF4_RESET            68
 54 #define DMAIF5_RESET            69                 54 #define DMAIF5_RESET            69
 55 #define DMAIF6_RESET            70                 55 #define DMAIF6_RESET            70
 56 #define DMAIF7_RESET            71                 56 #define DMAIF7_RESET            71
 57                                                    57 
 58 /* BRGMODRST */                                    58 /* BRGMODRST */
 59 #define HPS2FPGA_RESET          96                 59 #define HPS2FPGA_RESET          96
 60 #define LWHPS2FPGA_RESET        97                 60 #define LWHPS2FPGA_RESET        97
 61 #define FPGA2HPS_RESET          98                 61 #define FPGA2HPS_RESET          98
 62                                                    62 
 63 /* MISCMODRST*/                                    63 /* MISCMODRST*/
 64 #define ROM_RESET               128                64 #define ROM_RESET               128
 65 #define OCRAM_RESET             129                65 #define OCRAM_RESET             129
 66 #define SYSMGR_RESET            130                66 #define SYSMGR_RESET            130
 67 #define SYSMGRCOLD_RESET        131                67 #define SYSMGRCOLD_RESET        131
 68 #define FPGAMGR_RESET           132                68 #define FPGAMGR_RESET           132
 69 #define ACPIDMAP_RESET          133                69 #define ACPIDMAP_RESET          133
 70 #define S2F_RESET               134                70 #define S2F_RESET               134
 71 #define S2FCOLD_RESET           135                71 #define S2FCOLD_RESET           135
 72 #define NRSTPIN_RESET           136                72 #define NRSTPIN_RESET           136
 73 #define TIMESTAMPCOLD_RESET     137                73 #define TIMESTAMPCOLD_RESET     137
 74 #define CLKMGRCOLD_RESET        138                74 #define CLKMGRCOLD_RESET        138
 75 #define SCANMGR_RESET           139                75 #define SCANMGR_RESET           139
 76 #define FRZCTRLCOLD_RESET       140                76 #define FRZCTRLCOLD_RESET       140
 77 #define SYSDBG_RESET            141                77 #define SYSDBG_RESET            141
 78 #define DBG_RESET               142                78 #define DBG_RESET               142
 79 #define TAPCOLD_RESET           143                79 #define TAPCOLD_RESET           143
 80 #define SDRCOLD_RESET           144                80 #define SDRCOLD_RESET           144
 81                                                    81 
 82 #endif                                             82 #endif
 83                                                    83 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php