~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/reset/amlogic,meson-g12a-reset.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/reset/amlogic,meson-g12a-reset.h (Version linux-6.11-rc3) and /include/dt-bindings/reset/amlogic,meson-g12a-reset.h (Version linux-4.16.18)


  1 /* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-      1 
  2 /*                                                
  3  * Copyright (c) 2019 BayLibre, SAS.              
  4  * Author: Jerome Brunet <jbrunet@baylibre.com    
  5  *                                                
  6  */                                               
  7                                                   
  8 #ifndef _DT_BINDINGS_AMLOGIC_MESON_G12A_RESET_    
  9 #define _DT_BINDINGS_AMLOGIC_MESON_G12A_RESET_    
 10                                                   
 11 /*      RESET0                                    
 12 #define RESET_HIU                       0         
 13 /*                                      1         
 14 #define RESET_DOS                       2         
 15 /*                                      3-4       
 16 #define RESET_VIU                       5         
 17 #define RESET_AFIFO                     6         
 18 #define RESET_VID_PLL_DIV               7         
 19 /*                                      8-9       
 20 #define RESET_VENC                      10        
 21 #define RESET_ASSIST                    11        
 22 #define RESET_PCIE_CTRL_A               12        
 23 #define RESET_VCBUS                     13        
 24 #define RESET_PCIE_PHY                  14        
 25 #define RESET_PCIE_APB                  15        
 26 #define RESET_GIC                       16        
 27 #define RESET_CAPB3_DECODE              17        
 28 /*                                      18        
 29 #define RESET_HDMITX_CAPB3              19        
 30 #define RESET_DVALIN_CAPB3              20        
 31 #define RESET_DOS_CAPB3                 21        
 32 /*                                      22        
 33 #define RESET_CBUS_CAPB3                23        
 34 #define RESET_AHB_CNTL                  24        
 35 #define RESET_AHB_DATA                  25        
 36 #define RESET_VCBUS_CLK81               26        
 37 /*                                      27-31     
 38 /*      RESET1                                    
 39 /*                                      32        
 40 #define RESET_DEMUX                     33        
 41 #define RESET_USB                       34        
 42 #define RESET_DDR                       35        
 43 /*                                      36        
 44 #define RESET_BT656                     37        
 45 #define RESET_AHB_SRAM                  38        
 46 /*                                      39        
 47 #define RESET_PARSER                    40        
 48 /*                                      41        
 49 #define RESET_ISA                       42        
 50 #define RESET_ETHERNET                  43        
 51 #define RESET_SD_EMMC_A                 44        
 52 #define RESET_SD_EMMC_B                 45        
 53 #define RESET_SD_EMMC_C                 46        
 54 /*                                      47        
 55 #define RESET_USB_PHY20                 48        
 56 #define RESET_USB_PHY21                 49        
 57 /*                                      50-60     
 58 #define RESET_AUDIO_CODEC               61        
 59 /*                                      62-63     
 60 /*      RESET2                                    
 61 /*                                      64        
 62 #define RESET_AUDIO                     65        
 63 #define RESET_HDMITX_PHY                66        
 64 /*                                      67        
 65 #define RESET_MIPI_DSI_HOST             68        
 66 #define RESET_ALOCKER                   69        
 67 #define RESET_GE2D                      70        
 68 #define RESET_PARSER_REG                71        
 69 #define RESET_PARSER_FETCH              72        
 70 #define RESET_CTL                       73        
 71 #define RESET_PARSER_TOP                74        
 72 /*                                      75        
 73 #define RESET_NNA                       76        
 74 /*                                      77        
 75 #define RESET_DVALIN                    78        
 76 #define RESET_HDMITX                    79        
 77 /*                                      80-95     
 78 /*      RESET3                                    
 79 /*                                      96-95     
 80 #define RESET_DEMUX_TOP                 105       
 81 #define RESET_DEMUX_DES_PL              106       
 82 #define RESET_DEMUX_S2P_0               107       
 83 #define RESET_DEMUX_S2P_1               108       
 84 #define RESET_DEMUX_0                   109       
 85 #define RESET_DEMUX_1                   110       
 86 #define RESET_DEMUX_2                   111       
 87 /*                                      112-12    
 88 /*      RESET4                                    
 89 /*                                      128-12    
 90 #define RESET_MIPI_DSI_PHY              130       
 91 /*                                      131-13    
 92 #define RESET_RDMA                      133       
 93 #define RESET_VENCI                     134       
 94 #define RESET_VENCP                     135       
 95 /*                                      136       
 96 #define RESET_VDAC                      137       
 97 /*                                      138-13    
 98 #define RESET_VDI6                      140       
 99 #define RESET_VENCL                     141       
100 #define RESET_I2C_M1                    142       
101 #define RESET_I2C_M2                    143       
102 /*                                      144-15    
103 /*      RESET5                                    
104 /*                                      160-19    
105 /*      RESET6                                    
106 #define RESET_GEN                       192       
107 #define RESET_SPICC0                    193       
108 #define RESET_SC                        194       
109 #define RESET_SANA_3                    195       
110 #define RESET_I2C_M0                    196       
111 #define RESET_TS_PLL                    197       
112 #define RESET_SPICC1                    198       
113 #define RESET_STREAM                    199       
114 #define RESET_TS_CPU                    200       
115 #define RESET_UART0                     201       
116 #define RESET_UART1_2                   202       
117 #define RESET_ASYNC0                    203       
118 #define RESET_ASYNC1                    204       
119 #define RESET_SPIFC0                    205       
120 #define RESET_I2C_M3                    206       
121 /*                                      207-22    
122 /*      RESET7                                    
123 #define RESET_USB_DDR_0                 224       
124 #define RESET_USB_DDR_1                 225       
125 #define RESET_USB_DDR_2                 226       
126 #define RESET_USB_DDR_3                 227       
127 #define RESET_TS_GPU                    228       
128 #define RESET_DEVICE_MMC_ARB            229       
129 #define RESET_DVALIN_DMC_PIPL           230       
130 #define RESET_VID_LOCK                  231       
131 #define RESET_NIC_DMC_PIPL              232       
132 #define RESET_DMC_VPU_PIPL              233       
133 #define RESET_GE2D_DMC_PIPL             234       
134 #define RESET_HCODEC_DMC_PIPL           235       
135 #define RESET_WAVE420_DMC_PIPL          236       
136 #define RESET_HEVCF_DMC_PIPL            237       
137 /*                                      238-25    
138                                                   
139 #endif                                            
140                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php