1 /* SPDX-License-Identifier: GPL-2.0 */ 1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* 2 /* 3 * Copyright (C) 2018 Zodiac Inflight Innovati 3 * Copyright (C) 2018 Zodiac Inflight Innovations 4 * 4 * 5 * Author: Andrey Smirnov <andrew.smirnov@gmai 5 * Author: Andrey Smirnov <andrew.smirnov@gmail.com> 6 */ 6 */ 7 7 8 #ifndef DT_BINDING_RESET_IMX8MQ_H 8 #ifndef DT_BINDING_RESET_IMX8MQ_H 9 #define DT_BINDING_RESET_IMX8MQ_H 9 #define DT_BINDING_RESET_IMX8MQ_H 10 10 11 #define IMX8MQ_RESET_A53_CORE_POR_RESET0 11 #define IMX8MQ_RESET_A53_CORE_POR_RESET0 0 12 #define IMX8MQ_RESET_A53_CORE_POR_RESET1 12 #define IMX8MQ_RESET_A53_CORE_POR_RESET1 1 13 #define IMX8MQ_RESET_A53_CORE_POR_RESET2 13 #define IMX8MQ_RESET_A53_CORE_POR_RESET2 2 14 #define IMX8MQ_RESET_A53_CORE_POR_RESET3 14 #define IMX8MQ_RESET_A53_CORE_POR_RESET3 3 15 #define IMX8MQ_RESET_A53_CORE_RESET0 15 #define IMX8MQ_RESET_A53_CORE_RESET0 4 16 #define IMX8MQ_RESET_A53_CORE_RESET1 16 #define IMX8MQ_RESET_A53_CORE_RESET1 5 17 #define IMX8MQ_RESET_A53_CORE_RESET2 17 #define IMX8MQ_RESET_A53_CORE_RESET2 6 18 #define IMX8MQ_RESET_A53_CORE_RESET3 18 #define IMX8MQ_RESET_A53_CORE_RESET3 7 19 #define IMX8MQ_RESET_A53_DBG_RESET0 19 #define IMX8MQ_RESET_A53_DBG_RESET0 8 20 #define IMX8MQ_RESET_A53_DBG_RESET1 20 #define IMX8MQ_RESET_A53_DBG_RESET1 9 21 #define IMX8MQ_RESET_A53_DBG_RESET2 21 #define IMX8MQ_RESET_A53_DBG_RESET2 10 22 #define IMX8MQ_RESET_A53_DBG_RESET3 22 #define IMX8MQ_RESET_A53_DBG_RESET3 11 23 #define IMX8MQ_RESET_A53_ETM_RESET0 23 #define IMX8MQ_RESET_A53_ETM_RESET0 12 24 #define IMX8MQ_RESET_A53_ETM_RESET1 24 #define IMX8MQ_RESET_A53_ETM_RESET1 13 25 #define IMX8MQ_RESET_A53_ETM_RESET2 25 #define IMX8MQ_RESET_A53_ETM_RESET2 14 26 #define IMX8MQ_RESET_A53_ETM_RESET3 26 #define IMX8MQ_RESET_A53_ETM_RESET3 15 27 #define IMX8MQ_RESET_A53_SOC_DBG_RESET 27 #define IMX8MQ_RESET_A53_SOC_DBG_RESET 16 28 #define IMX8MQ_RESET_A53_L2RESET 28 #define IMX8MQ_RESET_A53_L2RESET 17 29 #define IMX8MQ_RESET_SW_NON_SCLR_M4C_RST 29 #define IMX8MQ_RESET_SW_NON_SCLR_M4C_RST 18 30 #define IMX8MQ_RESET_OTG1_PHY_RESET 30 #define IMX8MQ_RESET_OTG1_PHY_RESET 19 31 #define IMX8MQ_RESET_OTG2_PHY_RESET 31 #define IMX8MQ_RESET_OTG2_PHY_RESET 20 /* i.MX8MN does NOT support */ 32 #define IMX8MQ_RESET_MIPI_DSI_RESET_BYTE_N 32 #define IMX8MQ_RESET_MIPI_DSI_RESET_BYTE_N 21 /* i.MX8MN does NOT support */ 33 #define IMX8MQ_RESET_MIPI_DSI_RESET_N 33 #define IMX8MQ_RESET_MIPI_DSI_RESET_N 22 /* i.MX8MN does NOT support */ 34 #define IMX8MQ_RESET_MIPI_DSI_DPI_RESET_N 34 #define IMX8MQ_RESET_MIPI_DSI_DPI_RESET_N 23 /* i.MX8MN does NOT support */ 35 #define IMX8MQ_RESET_MIPI_DSI_ESC_RESET_N 35 #define IMX8MQ_RESET_MIPI_DSI_ESC_RESET_N 24 /* i.MX8MN does NOT support */ 36 #define IMX8MQ_RESET_MIPI_DSI_PCLK_RESET_N 36 #define IMX8MQ_RESET_MIPI_DSI_PCLK_RESET_N 25 /* i.MX8MN does NOT support */ 37 #define IMX8MQ_RESET_PCIEPHY 37 #define IMX8MQ_RESET_PCIEPHY 26 /* i.MX8MN does NOT support */ 38 #define IMX8MQ_RESET_PCIEPHY_PERST 38 #define IMX8MQ_RESET_PCIEPHY_PERST 27 /* i.MX8MN does NOT support */ 39 #define IMX8MQ_RESET_PCIE_CTRL_APPS_EN 39 #define IMX8MQ_RESET_PCIE_CTRL_APPS_EN 28 /* i.MX8MN does NOT support */ 40 #define IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF 40 #define IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF 29 /* i.MX8MN does NOT support */ 41 #define IMX8MQ_RESET_HDMI_PHY_APB_RESET 41 #define IMX8MQ_RESET_HDMI_PHY_APB_RESET 30 /* i.MX8MM/i.MX8MN does NOT support */ 42 #define IMX8MQ_RESET_DISP_RESET 42 #define IMX8MQ_RESET_DISP_RESET 31 43 #define IMX8MQ_RESET_GPU_RESET 43 #define IMX8MQ_RESET_GPU_RESET 32 44 #define IMX8MQ_RESET_VPU_RESET 44 #define IMX8MQ_RESET_VPU_RESET 33 /* i.MX8MN does NOT support */ 45 #define IMX8MQ_RESET_PCIEPHY2 45 #define IMX8MQ_RESET_PCIEPHY2 34 /* i.MX8MM/i.MX8MN does NOT support */ 46 #define IMX8MQ_RESET_PCIEPHY2_PERST 46 #define IMX8MQ_RESET_PCIEPHY2_PERST 35 /* i.MX8MM/i.MX8MN does NOT support */ 47 #define IMX8MQ_RESET_PCIE2_CTRL_APPS_EN 47 #define IMX8MQ_RESET_PCIE2_CTRL_APPS_EN 36 /* i.MX8MM/i.MX8MN does NOT support */ 48 #define IMX8MQ_RESET_PCIE2_CTRL_APPS_TURNOFF 48 #define IMX8MQ_RESET_PCIE2_CTRL_APPS_TURNOFF 37 /* i.MX8MM/i.MX8MN does NOT support */ 49 #define IMX8MQ_RESET_MIPI_CSI1_CORE_RESET 49 #define IMX8MQ_RESET_MIPI_CSI1_CORE_RESET 38 /* i.MX8MM/i.MX8MN does NOT support */ 50 #define IMX8MQ_RESET_MIPI_CSI1_PHY_REF_RESET 50 #define IMX8MQ_RESET_MIPI_CSI1_PHY_REF_RESET 39 /* i.MX8MM/i.MX8MN does NOT support */ 51 #define IMX8MQ_RESET_MIPI_CSI1_ESC_RESET 51 #define IMX8MQ_RESET_MIPI_CSI1_ESC_RESET 40 /* i.MX8MM/i.MX8MN does NOT support */ 52 #define IMX8MQ_RESET_MIPI_CSI2_CORE_RESET 52 #define IMX8MQ_RESET_MIPI_CSI2_CORE_RESET 41 /* i.MX8MM/i.MX8MN does NOT support */ 53 #define IMX8MQ_RESET_MIPI_CSI2_PHY_REF_RESET 53 #define IMX8MQ_RESET_MIPI_CSI2_PHY_REF_RESET 42 /* i.MX8MM/i.MX8MN does NOT support */ 54 #define IMX8MQ_RESET_MIPI_CSI2_ESC_RESET 54 #define IMX8MQ_RESET_MIPI_CSI2_ESC_RESET 43 /* i.MX8MM/i.MX8MN does NOT support */ 55 #define IMX8MQ_RESET_DDRC1_PRST 55 #define IMX8MQ_RESET_DDRC1_PRST 44 /* i.MX8MN does NOT support */ 56 #define IMX8MQ_RESET_DDRC1_CORE_RESET 56 #define IMX8MQ_RESET_DDRC1_CORE_RESET 45 /* i.MX8MN does NOT support */ 57 #define IMX8MQ_RESET_DDRC1_PHY_RESET 57 #define IMX8MQ_RESET_DDRC1_PHY_RESET 46 /* i.MX8MN does NOT support */ 58 #define IMX8MQ_RESET_DDRC2_PRST 58 #define IMX8MQ_RESET_DDRC2_PRST 47 /* i.MX8MM/i.MX8MN does NOT support */ 59 #define IMX8MQ_RESET_DDRC2_CORE_RESET 59 #define IMX8MQ_RESET_DDRC2_CORE_RESET 48 /* i.MX8MM/i.MX8MN does NOT support */ 60 #define IMX8MQ_RESET_DDRC2_PHY_RESET 60 #define IMX8MQ_RESET_DDRC2_PHY_RESET 49 /* i.MX8MM/i.MX8MN does NOT support */ 61 #define IMX8MQ_RESET_SW_M4C_RST 61 #define IMX8MQ_RESET_SW_M4C_RST 50 62 #define IMX8MQ_RESET_SW_M4P_RST 62 #define IMX8MQ_RESET_SW_M4P_RST 51 63 #define IMX8MQ_RESET_M4_ENABLE 63 #define IMX8MQ_RESET_M4_ENABLE 52 64 64 65 #define IMX8MQ_RESET_NUM 65 #define IMX8MQ_RESET_NUM 53 66 66 67 #endif 67 #endif 68 68
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.