~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/reset/mt7629-resets.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/reset/mt7629-resets.h (Version linux-6.11-rc3) and /include/dt-bindings/reset/mt7629-resets.h (Version linux-4.10.17)


  1 /* SPDX-License-Identifier: GPL-2.0 */              1 
  2 /*                                                
  3  * Copyright (C) 2019 MediaTek Inc.               
  4  */                                               
  5                                                   
  6 #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT7629      
  7 #define _DT_BINDINGS_RESET_CONTROLLER_MT7629      
  8                                                   
  9 /* INFRACFG resets */                             
 10 #define MT7629_INFRA_EMI_MPU_RST                  
 11 #define MT7629_INFRA_UART5_RST                    
 12 #define MT7629_INFRA_CIRQ_EINT_RST                
 13 #define MT7629_INFRA_APXGPT_RST                   
 14 #define MT7629_INFRA_SCPSYS_RST                   
 15 #define MT7629_INFRA_KP_RST                       
 16 #define MT7629_INFRA_SPI1_RST                     
 17 #define MT7629_INFRA_SPI4_RST                     
 18 #define MT7629_INFRA_SYSTIMER_RST                 
 19 #define MT7629_INFRA_IRRX_RST                     
 20 #define MT7629_INFRA_AO_BUS_RST                   
 21 #define MT7629_INFRA_EMI_RST                      
 22 #define MT7629_INFRA_APMIXED_RST                  
 23 #define MT7629_INFRA_MIPI_RST                     
 24 #define MT7629_INFRA_TRNG_RST                     
 25 #define MT7629_INFRA_SYSCIRQ_RST                  
 26 #define MT7629_INFRA_MIPI_CSI_RST                 
 27 #define MT7629_INFRA_GCE_FAXI_RST                 
 28 #define MT7629_INFRA_I2C_SRAM_RST                 
 29 #define MT7629_INFRA_IOMMU_RST                    
 30                                                   
 31 /* PERICFG resets */                              
 32 #define MT7629_PERI_UART0_SW_RST                  
 33 #define MT7629_PERI_UART1_SW_RST                  
 34 #define MT7629_PERI_UART2_SW_RST                  
 35 #define MT7629_PERI_BTIF_SW_RST                   
 36 #define MT7629_PERI_PWN_SW_RST                    
 37 #define MT7629_PERI_DMA_SW_RST                    
 38 #define MT7629_PERI_NFI_SW_RST                    
 39 #define MT7629_PERI_I2C0_SW_RST                   
 40 #define MT7629_PERI_SPI0_SW_RST                   
 41 #define MT7629_PERI_SPI1_SW_RST                   
 42 #define MT7629_PERI_FLASHIF_SW_RST                
 43                                                   
 44 /* PCIe Subsystem resets */                       
 45 #define MT7629_PCIE1_CORE_RST                     
 46 #define MT7629_PCIE1_MMIO_RST                     
 47 #define MT7629_PCIE1_HRST                         
 48 #define MT7629_PCIE1_USER_RST                     
 49 #define MT7629_PCIE1_PIPE_RST                     
 50 #define MT7629_PCIE0_CORE_RST                     
 51 #define MT7629_PCIE0_MMIO_RST                     
 52 #define MT7629_PCIE0_HRST                         
 53 #define MT7629_PCIE0_USER_RST                     
 54 #define MT7629_PCIE0_PIPE_RST                     
 55                                                   
 56 /* SSUSB Subsystem resets */                      
 57 #define MT7629_SSUSB_PHY_PWR_RST                  
 58 #define MT7629_SSUSB_MAC_PWR_RST                  
 59                                                   
 60 /* ETH Subsystem resets */                        
 61 #define MT7629_ETHSYS_SYS_RST                     
 62 #define MT7629_ETHSYS_MCM_RST                     
 63 #define MT7629_ETHSYS_HSDMA_RST                   
 64 #define MT7629_ETHSYS_FE_RST                      
 65 #define MT7629_ETHSYS_ESW_RST                     
 66 #define MT7629_ETHSYS_GMAC_RST                    
 67 #define MT7629_ETHSYS_EPHY_RST                    
 68 #define MT7629_ETHSYS_CRYPTO_RST                  
 69 #define MT7629_ETHSYS_PPE_RST                     
 70                                                   
 71 #endif  /* _DT_BINDINGS_RESET_CONTROLLER_MT762    
 72                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php