~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/reset/mt8173-resets.h

Version: ~ [ linux-6.11.5 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.58 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.114 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.169 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.228 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.284 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.322 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/dt-bindings/reset/mt8173-resets.h (Version linux-6.11.5) and /include/dt-bindings/reset/mt8173-resets.h (Version linux-4.4.302)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 
  2 /*                                                
  3  * Copyright (c) 2014 MediaTek Inc.               
  4  * Author: Flora Fu, MediaTek                     
  5  */                                               
  6                                                   
  7 #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8173      
  8 #define _DT_BINDINGS_RESET_CONTROLLER_MT8173      
  9                                                   
 10 /* INFRACFG resets */                             
 11 #define MT8173_INFRA_EMI_REG_RST        0         
 12 #define MT8173_INFRA_DRAMC0_A0_RST      1         
 13 #define MT8173_INFRA_APCIRQ_EINT_RST    3         
 14 #define MT8173_INFRA_APXGPT_RST         4         
 15 #define MT8173_INFRA_SCPSYS_RST         5         
 16 #define MT8173_INFRA_KP_RST             6         
 17 #define MT8173_INFRA_PMIC_WRAP_RST      7         
 18 #define MT8173_INFRA_MPIP_RST           8         
 19 #define MT8173_INFRA_CEC_RST            9         
 20 #define MT8173_INFRA_EMI_RST            32        
 21 #define MT8173_INFRA_DRAMC0_RST         34        
 22 #define MT8173_INFRA_APMIXEDSYS_RST     35        
 23 #define MT8173_INFRA_MIPI_DSI_RST       36        
 24 #define MT8173_INFRA_TRNG_RST           37        
 25 #define MT8173_INFRA_SYSIRQ_RST         38        
 26 #define MT8173_INFRA_MIPI_CSI_RST       39        
 27 #define MT8173_INFRA_GCE_FAXI_RST       40        
 28 #define MT8173_INFRA_MMIOMMURST         47        
 29                                                   
 30 /* MMSYS resets */                                
 31 #define MT8173_MMSYS_SW0_RST_B_DISP_DSI0          
 32                                                   
 33 /*  PERICFG resets */                             
 34 #define MT8173_PERI_UART0_SW_RST        0         
 35 #define MT8173_PERI_UART1_SW_RST        1         
 36 #define MT8173_PERI_UART2_SW_RST        2         
 37 #define MT8173_PERI_UART3_SW_RST        3         
 38 #define MT8173_PERI_IRRX_SW_RST         4         
 39 #define MT8173_PERI_PWM_SW_RST          8         
 40 #define MT8173_PERI_AUXADC_SW_RST       10        
 41 #define MT8173_PERI_DMA_SW_RST          11        
 42 #define MT8173_PERI_I2C6_SW_RST         13        
 43 #define MT8173_PERI_NFI_SW_RST          14        
 44 #define MT8173_PERI_THERM_SW_RST        16        
 45 #define MT8173_PERI_MSDC2_SW_RST        17        
 46 #define MT8173_PERI_MSDC3_SW_RST        18        
 47 #define MT8173_PERI_MSDC0_SW_RST        19        
 48 #define MT8173_PERI_MSDC1_SW_RST        20        
 49 #define MT8173_PERI_I2C0_SW_RST         22        
 50 #define MT8173_PERI_I2C1_SW_RST         23        
 51 #define MT8173_PERI_I2C2_SW_RST         24        
 52 #define MT8173_PERI_I2C3_SW_RST         25        
 53 #define MT8173_PERI_I2C4_SW_RST         26        
 54 #define MT8173_PERI_HDMI_SW_RST         29        
 55 #define MT8173_PERI_SPI0_SW_RST         33        
 56                                                   
 57 #endif  /* _DT_BINDINGS_RESET_CONTROLLER_MT817    
 58                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php