~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/linux/mfd/rt5033-private.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/linux/mfd/rt5033-private.h (Version linux-6.12-rc7) and /include/linux/mfd/rt5033-private.h (Version linux-4.17.19)


  1 /* SPDX-License-Identifier: GPL-2.0-only */    << 
  2 /*                                                  1 /*
  3  * MFD core driver for Richtek RT5033               2  * MFD core driver for Richtek RT5033
  4  *                                                  3  *
  5  * Copyright (C) 2014 Samsung Electronics, Co.      4  * Copyright (C) 2014 Samsung Electronics, Co., Ltd.
  6  * Author: Beomho Seo <beomho.seo@samsung.com>      5  * Author: Beomho Seo <beomho.seo@samsung.com>
                                                   >>   6  *
                                                   >>   7  * This program is free software; you can redistribute it and/or modify
                                                   >>   8  * it under the terms of the GNU General Public License version 2 as
                                                   >>   9  * published bythe Free Software Foundation.
  7  */                                                10  */
  8                                                    11 
  9 #ifndef __RT5033_PRIVATE_H__                       12 #ifndef __RT5033_PRIVATE_H__
 10 #define __RT5033_PRIVATE_H__                       13 #define __RT5033_PRIVATE_H__
 11                                                    14 
 12 enum rt5033_reg {                                  15 enum rt5033_reg {
 13         RT5033_REG_CHG_STAT             = 0x00     16         RT5033_REG_CHG_STAT             = 0x00,
 14         RT5033_REG_CHG_CTRL1            = 0x01     17         RT5033_REG_CHG_CTRL1            = 0x01,
 15         RT5033_REG_CHG_CTRL2            = 0x02     18         RT5033_REG_CHG_CTRL2            = 0x02,
 16         RT5033_REG_DEVICE_ID            = 0x03     19         RT5033_REG_DEVICE_ID            = 0x03,
 17         RT5033_REG_CHG_CTRL3            = 0x04     20         RT5033_REG_CHG_CTRL3            = 0x04,
 18         RT5033_REG_CHG_CTRL4            = 0x05     21         RT5033_REG_CHG_CTRL4            = 0x05,
 19         RT5033_REG_CHG_CTRL5            = 0x06     22         RT5033_REG_CHG_CTRL5            = 0x06,
 20         RT5033_REG_RT_CTRL0             = 0x07     23         RT5033_REG_RT_CTRL0             = 0x07,
 21         RT5033_REG_CHG_RESET            = 0x08     24         RT5033_REG_CHG_RESET            = 0x08,
 22         /* Reserved 0x09~0x18 */                   25         /* Reserved 0x09~0x18 */
 23         RT5033_REG_RT_CTRL1             = 0x19     26         RT5033_REG_RT_CTRL1             = 0x19,
 24         /* Reserved 0x1A~0x20 */                   27         /* Reserved 0x1A~0x20 */
 25         RT5033_REG_FLED_FUNCTION1       = 0x21     28         RT5033_REG_FLED_FUNCTION1       = 0x21,
 26         RT5033_REG_FLED_FUNCTION2       = 0x22     29         RT5033_REG_FLED_FUNCTION2       = 0x22,
 27         RT5033_REG_FLED_STROBE_CTRL1    = 0x23     30         RT5033_REG_FLED_STROBE_CTRL1    = 0x23,
 28         RT5033_REG_FLED_STROBE_CTRL2    = 0x24     31         RT5033_REG_FLED_STROBE_CTRL2    = 0x24,
 29         RT5033_REG_FLED_CTRL1           = 0x25     32         RT5033_REG_FLED_CTRL1           = 0x25,
 30         RT5033_REG_FLED_CTRL2           = 0x26     33         RT5033_REG_FLED_CTRL2           = 0x26,
 31         RT5033_REG_FLED_CTRL3           = 0x27     34         RT5033_REG_FLED_CTRL3           = 0x27,
 32         RT5033_REG_FLED_CTRL4           = 0x28     35         RT5033_REG_FLED_CTRL4           = 0x28,
 33         RT5033_REG_FLED_CTRL5           = 0x29     36         RT5033_REG_FLED_CTRL5           = 0x29,
 34         /* Reserved 0x2A~0x40 */                   37         /* Reserved 0x2A~0x40 */
 35         RT5033_REG_CTRL                 = 0x41     38         RT5033_REG_CTRL                 = 0x41,
 36         RT5033_REG_BUCK_CTRL            = 0x42     39         RT5033_REG_BUCK_CTRL            = 0x42,
 37         RT5033_REG_LDO_CTRL             = 0x43     40         RT5033_REG_LDO_CTRL             = 0x43,
 38         /* Reserved 0x44~0x46 */                   41         /* Reserved 0x44~0x46 */
 39         RT5033_REG_MANUAL_RESET_CTRL    = 0x47     42         RT5033_REG_MANUAL_RESET_CTRL    = 0x47,
 40         /* Reserved 0x48~0x5F */                   43         /* Reserved 0x48~0x5F */
 41         RT5033_REG_CHG_IRQ1             = 0x60     44         RT5033_REG_CHG_IRQ1             = 0x60,
 42         RT5033_REG_CHG_IRQ2             = 0x61     45         RT5033_REG_CHG_IRQ2             = 0x61,
 43         RT5033_REG_CHG_IRQ3             = 0x62     46         RT5033_REG_CHG_IRQ3             = 0x62,
 44         RT5033_REG_CHG_IRQ1_CTRL        = 0x63     47         RT5033_REG_CHG_IRQ1_CTRL        = 0x63,
 45         RT5033_REG_CHG_IRQ2_CTRL        = 0x64     48         RT5033_REG_CHG_IRQ2_CTRL        = 0x64,
 46         RT5033_REG_CHG_IRQ3_CTRL        = 0x65     49         RT5033_REG_CHG_IRQ3_CTRL        = 0x65,
 47         RT5033_REG_LED_IRQ_STAT         = 0x66     50         RT5033_REG_LED_IRQ_STAT         = 0x66,
 48         RT5033_REG_LED_IRQ_CTRL         = 0x67     51         RT5033_REG_LED_IRQ_CTRL         = 0x67,
 49         RT5033_REG_PMIC_IRQ_STAT        = 0x68     52         RT5033_REG_PMIC_IRQ_STAT        = 0x68,
 50         RT5033_REG_PMIC_IRQ_CTRL        = 0x69     53         RT5033_REG_PMIC_IRQ_CTRL        = 0x69,
 51         RT5033_REG_SHDN_CTRL            = 0x6A     54         RT5033_REG_SHDN_CTRL            = 0x6A,
 52         RT5033_REG_OFF_EVENT            = 0x6B     55         RT5033_REG_OFF_EVENT            = 0x6B,
 53                                                    56 
 54         RT5033_REG_END,                            57         RT5033_REG_END,
 55 };                                                 58 };
 56                                                    59 
 57 /* RT5033 Charger state register */                60 /* RT5033 Charger state register */
 58 #define RT5033_CHG_STAT_TYPE_MASK       0x60   !!  61 #define RT5033_CHG_STAT_MASK            0x20
 59 #define RT5033_CHG_STAT_TYPE_PRE        0x20   << 
 60 #define RT5033_CHG_STAT_TYPE_FAST       0x60   << 
 61 #define RT5033_CHG_STAT_MASK            0x30   << 
 62 #define RT5033_CHG_STAT_DISCHARGING     0x00       62 #define RT5033_CHG_STAT_DISCHARGING     0x00
 63 #define RT5033_CHG_STAT_FULL            0x10       63 #define RT5033_CHG_STAT_FULL            0x10
 64 #define RT5033_CHG_STAT_CHARGING        0x20       64 #define RT5033_CHG_STAT_CHARGING        0x20
 65 #define RT5033_CHG_STAT_NOT_CHARGING    0x30       65 #define RT5033_CHG_STAT_NOT_CHARGING    0x30
                                                   >>  66 #define RT5033_CHG_STAT_TYPE_MASK       0x60
                                                   >>  67 #define RT5033_CHG_STAT_TYPE_PRE        0x20
                                                   >>  68 #define RT5033_CHG_STAT_TYPE_FAST       0x60
 66                                                    69 
 67 /* RT5033 CHGCTRL1 register */                     70 /* RT5033 CHGCTRL1 register */
 68 #define RT5033_CHGCTRL1_IAICR_MASK      0xe0       71 #define RT5033_CHGCTRL1_IAICR_MASK      0xe0
 69 #define RT5033_CHGCTRL1_TE_EN_MASK      0x08   << 
 70 #define RT5033_CHGCTRL1_HZ_MASK         0x02   << 
 71 #define RT5033_CHGCTRL1_MODE_MASK       0x01       72 #define RT5033_CHGCTRL1_MODE_MASK       0x01
 72                                                    73 
 73 /* RT5033 CHGCTRL2 register */                     74 /* RT5033 CHGCTRL2 register */
 74 #define RT5033_CHGCTRL2_CV_MASK         0xfc       75 #define RT5033_CHGCTRL2_CV_MASK         0xfc
 75 #define RT5033_CHGCTRL2_CV_SHIFT        0x02   << 
 76                                                << 
 77 /* RT5033 DEVICE_ID register */                << 
 78 #define RT5033_VENDOR_ID_MASK           0xf0   << 
 79 #define RT5033_CHIP_REV_MASK            0x0f   << 
 80                                                    76 
 81 /* RT5033 CHGCTRL3 register */                     77 /* RT5033 CHGCTRL3 register */
 82 #define RT5033_CHGCTRL3_CFO_EN_MASK     0x40       78 #define RT5033_CHGCTRL3_CFO_EN_MASK     0x40
 83 #define RT5033_CHGCTRL3_TIMER_MASK      0x38       79 #define RT5033_CHGCTRL3_TIMER_MASK      0x38
 84 #define RT5033_CHGCTRL3_TIMER_EN_MASK   0x01       80 #define RT5033_CHGCTRL3_TIMER_EN_MASK   0x01
 85                                                    81 
 86 /* RT5033 CHGCTRL4 register */                     82 /* RT5033 CHGCTRL4 register */
 87 #define RT5033_CHGCTRL4_MIVR_MASK       0xe0   << 
 88 #define RT5033_CHGCTRL4_IPREC_MASK      0x18   << 
 89 #define RT5033_CHGCTRL4_IPREC_SHIFT     0x03   << 
 90 #define RT5033_CHGCTRL4_EOC_MASK        0x07       83 #define RT5033_CHGCTRL4_EOC_MASK        0x07
                                                   >>  84 #define RT5033_CHGCTRL4_IPREC_MASK      0x18
 91                                                    85 
 92 /* RT5033 CHGCTRL5 register */                     86 /* RT5033 CHGCTRL5 register */
                                                   >>  87 #define RT5033_CHGCTRL5_VPREC_MASK      0x0f
 93 #define RT5033_CHGCTRL5_ICHG_MASK       0xf0       88 #define RT5033_CHGCTRL5_ICHG_MASK       0xf0
 94 #define RT5033_CHGCTRL5_ICHG_SHIFT      0x04       89 #define RT5033_CHGCTRL5_ICHG_SHIFT      0x04
 95 #define RT5033_CHGCTRL5_VPREC_MASK      0x0f   !!  90 #define RT5033_CHG_MAX_CURRENT          0x0d
 96                                                    91 
 97 /* RT5033 RT CTRL1 register */                     92 /* RT5033 RT CTRL1 register */
 98 #define RT5033_RT_CTRL1_UUG_MASK        0x02       93 #define RT5033_RT_CTRL1_UUG_MASK        0x02
                                                   >>  94 #define RT5033_RT_HZ_MASK               0x01
 99                                                    95 
100 /* RT5033 control register */                      96 /* RT5033 control register */
101 #define RT5033_CTRL_FCCM_BUCK_MASK             !!  97 #define RT5033_CTRL_FCCM_BUCK_MASK              0x00
102 #define RT5033_CTRL_BUCKOMS_MASK               !!  98 #define RT5033_CTRL_BUCKOMS_MASK                0x01
103 #define RT5033_CTRL_LDOOMS_MASK                !!  99 #define RT5033_CTRL_LDOOMS_MASK                 0x02
104 #define RT5033_CTRL_SLDOOMS_MASK               !! 100 #define RT5033_CTRL_SLDOOMS_MASK                0x03
105 #define RT5033_CTRL_EN_BUCK_MASK               !! 101 #define RT5033_CTRL_EN_BUCK_MASK                0x04
106 #define RT5033_CTRL_EN_LDO_MASK                !! 102 #define RT5033_CTRL_EN_LDO_MASK                 0x05
107 #define RT5033_CTRL_EN_SAFE_LDO_MASK           !! 103 #define RT5033_CTRL_EN_SAFE_LDO_MASK            0x06
108 #define RT5033_CTRL_LDO_SLEEP_MASK             !! 104 #define RT5033_CTRL_LDO_SLEEP_MASK              0x07
109                                                   105 
110 /* RT5033 BUCK control register */                106 /* RT5033 BUCK control register */
111 #define RT5033_BUCK_CTRL_MASK                     107 #define RT5033_BUCK_CTRL_MASK                   0x1f
112                                                   108 
113 /* RT5033 LDO control register */                 109 /* RT5033 LDO control register */
114 #define RT5033_LDO_CTRL_MASK                      110 #define RT5033_LDO_CTRL_MASK                    0x1f
115                                                   111 
116 /* RT5033 charger property - model, manufactur    112 /* RT5033 charger property - model, manufacturer */
                                                   >> 113 
117 #define RT5033_CHARGER_MODEL    "RT5033WSC Cha    114 #define RT5033_CHARGER_MODEL    "RT5033WSC Charger"
118 #define RT5033_MANUFACTURER     "Richtek Techn    115 #define RT5033_MANUFACTURER     "Richtek Technology Corporation"
119                                                   116 
120 /*                                                117 /*
121  * While RT5033 charger can limit the fast-cha !! 118  * RT5033 charger fast-charge current lmits (as in CHGCTRL1 register),
122  * register), AICR mode limits the input curre !! 119  * AICR mode limits the input current for example,
123  * mode limits the input current to 100 mA.    !! 120  * the AIRC 100 mode limits the input current to 100 mA.
124  */                                               121  */
125 #define RT5033_AICR_DISABLE                    << 
126 #define RT5033_AICR_100_MODE                      122 #define RT5033_AICR_100_MODE                    0x20
127 #define RT5033_AICR_500_MODE                      123 #define RT5033_AICR_500_MODE                    0x40
128 #define RT5033_AICR_700_MODE                      124 #define RT5033_AICR_700_MODE                    0x60
129 #define RT5033_AICR_900_MODE                      125 #define RT5033_AICR_900_MODE                    0x80
130 #define RT5033_AICR_1000_MODE                  << 
131 #define RT5033_AICR_1500_MODE                     126 #define RT5033_AICR_1500_MODE                   0xc0
132 #define RT5033_AICR_2000_MODE                     127 #define RT5033_AICR_2000_MODE                   0xe0
133                                                !! 128 #define RT5033_AICR_MODE_MASK                   0xe0
134 /* RT5033 charger minimum input voltage regula << 
135 #define RT5033_CHARGER_MIVR_DISABLE            << 
136 #define RT5033_CHARGER_MIVR_4200MV             << 
137 #define RT5033_CHARGER_MIVR_4300MV             << 
138 #define RT5033_CHARGER_MIVR_4400MV             << 
139 #define RT5033_CHARGER_MIVR_4500MV             << 
140 #define RT5033_CHARGER_MIVR_4600MV             << 
141 #define RT5033_CHARGER_MIVR_4700MV             << 
142 #define RT5033_CHARGER_MIVR_4800MV             << 
143                                                   129 
144 /* RT5033 use internal timer need to set time     130 /* RT5033 use internal timer need to set time */
145 #define RT5033_FAST_CHARGE_TIMER4              !! 131 #define RT5033_FAST_CHARGE_TIMER4               0x00
146 #define RT5033_FAST_CHARGE_TIMER6              !! 132 #define RT5033_FAST_CHARGE_TIMER6               0x01
147 #define RT5033_FAST_CHARGE_TIMER8              !! 133 #define RT5033_FAST_CHARGE_TIMER8               0x02
148 #define RT5033_FAST_CHARGE_TIMER10             !! 134 #define RT5033_FAST_CHARGE_TIMER9               0x03
149 #define RT5033_FAST_CHARGE_TIMER12             !! 135 #define RT5033_FAST_CHARGE_TIMER12              0x04
150 #define RT5033_FAST_CHARGE_TIMER14             !! 136 #define RT5033_FAST_CHARGE_TIMER14              0x05
151 #define RT5033_FAST_CHARGE_TIMER16             !! 137 #define RT5033_FAST_CHARGE_TIMER16              0x06
152                                                   138 
153 #define RT5033_INT_TIMER_DISABLE               << 
154 #define RT5033_INT_TIMER_ENABLE                   139 #define RT5033_INT_TIMER_ENABLE                 0x01
155                                                   140 
                                                   >> 141 /* RT5033 charger termination enable mask */
                                                   >> 142 #define RT5033_TE_ENABLE_MASK                   0x08
                                                   >> 143 
156 /*                                                144 /*
157  * RT5033 charger opa mode. RT5033 has two opa !! 145  * RT5033 charger opa mode. RT50300 have two opa mode charger mode
158  * and boost mode.                             !! 146  * and boost mode for OTG
159  */                                               147  */
                                                   >> 148 
160 #define RT5033_CHARGER_MODE                       149 #define RT5033_CHARGER_MODE                     0x00
161 #define RT5033_BOOST_MODE                         150 #define RT5033_BOOST_MODE                       0x01
162                                                   151 
163 /* RT5033 charger termination enable */           152 /* RT5033 charger termination enable */
164 #define RT5033_TE_DISABLE                      << 
165 #define RT5033_TE_ENABLE                          153 #define RT5033_TE_ENABLE                        0x08
166                                                   154 
167 /* RT5033 charger CFO enable */                   155 /* RT5033 charger CFO enable */
168 #define RT5033_CFO_DISABLE                     << 
169 #define RT5033_CFO_ENABLE                         156 #define RT5033_CFO_ENABLE                       0x40
170                                                   157 
171 /* RT5033 charger constant charge voltage (as     158 /* RT5033 charger constant charge voltage (as in CHGCTRL2 register), uV */
172 #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MIN    159 #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MIN  3650000U
173 #define RT5033_CHARGER_CONST_VOLTAGE_STEP_NUM     160 #define RT5033_CHARGER_CONST_VOLTAGE_STEP_NUM   25000U
174 #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MAX    161 #define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MAX  4400000U
175 #define RT5033_CV_MAX_VOLTAGE                  << 
176                                                   162 
177 /* RT5033 charger pre-charge current limits (a    163 /* RT5033 charger pre-charge current limits (as in CHGCTRL4 register), uA */
178 #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MIN      164 #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MIN    350000U
179 #define RT5033_CHARGER_PRE_CURRENT_STEP_NUM       165 #define RT5033_CHARGER_PRE_CURRENT_STEP_NUM     100000U
180 #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MAX      166 #define RT5033_CHARGER_PRE_CURRENT_LIMIT_MAX    650000U
181 #define RT5033_CHG_MAX_PRE_CURRENT             << 
182                                                   167 
183 /* RT5033 charger fast-charge current (as in C    168 /* RT5033 charger fast-charge current (as in CHGCTRL5 register), uA */
184 #define RT5033_CHARGER_FAST_CURRENT_MIN           169 #define RT5033_CHARGER_FAST_CURRENT_MIN         700000U
185 #define RT5033_CHARGER_FAST_CURRENT_STEP_NUM      170 #define RT5033_CHARGER_FAST_CURRENT_STEP_NUM    100000U
186 #define RT5033_CHARGER_FAST_CURRENT_MAX           171 #define RT5033_CHARGER_FAST_CURRENT_MAX         2000000U
187 #define RT5033_CHG_MAX_CURRENT                 << 
188                                                   172 
189 /*                                                173 /*
190  * RT5033 charger const-charge end of charger     174  * RT5033 charger const-charge end of charger current (
191  * as in CHGCTRL4 register), uA                   175  * as in CHGCTRL4 register), uA
192  */                                               176  */
193 #define RT5033_CHARGER_EOC_MIN                    177 #define RT5033_CHARGER_EOC_MIN                  150000U
194 #define RT5033_CHARGER_EOC_REF                    178 #define RT5033_CHARGER_EOC_REF                  300000U
195 #define RT5033_CHARGER_EOC_STEP_NUM1              179 #define RT5033_CHARGER_EOC_STEP_NUM1            50000U
196 #define RT5033_CHARGER_EOC_STEP_NUM2              180 #define RT5033_CHARGER_EOC_STEP_NUM2            100000U
197 #define RT5033_CHARGER_EOC_MAX                    181 #define RT5033_CHARGER_EOC_MAX                  600000U
198                                                   182 
199 /*                                                183 /*
200  * RT5033 charger pre-charge threshold volt li    184  * RT5033 charger pre-charge threshold volt limits
201  * (as in CHGCTRL5 register), uV                  185  * (as in CHGCTRL5 register), uV
202  */                                               186  */
                                                   >> 187 
203 #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MIN    188 #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MIN  2300000U
204 #define RT5033_CHARGER_PRE_THRESHOLD_STEP_NUM     189 #define RT5033_CHARGER_PRE_THRESHOLD_STEP_NUM   100000U
205 #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MAX    190 #define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MAX  3800000U
206                                                   191 
207 /*                                                192 /*
208  * RT5033 charger UUG. It enables MOS auto con !! 193  * RT5033 charger enable UUG, If UUG enable MOS auto control by H/W charger
209  * circuit.                                       194  * circuit.
210  */                                               195  */
211 #define RT5033_CHARGER_UUG_DISABLE             << 
212 #define RT5033_CHARGER_UUG_ENABLE                 196 #define RT5033_CHARGER_UUG_ENABLE               0x02
213                                                   197 
214 /* RT5033 charger high impedance mode */       !! 198 /* RT5033 charger High impedance mode */
215 #define RT5033_CHARGER_HZ_DISABLE                 199 #define RT5033_CHARGER_HZ_DISABLE               0x00
216 #define RT5033_CHARGER_HZ_ENABLE               !! 200 #define RT5033_CHARGER_HZ_ENABLE                0x01
217                                                   201 
218 /* RT5033 regulator BUCK output voltage uV */     202 /* RT5033 regulator BUCK output voltage uV */
219 #define RT5033_REGULATOR_BUCK_VOLTAGE_MIN         203 #define RT5033_REGULATOR_BUCK_VOLTAGE_MIN               1000000U
220 #define RT5033_REGULATOR_BUCK_VOLTAGE_MAX         204 #define RT5033_REGULATOR_BUCK_VOLTAGE_MAX               3000000U
221 #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP        205 #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP              100000U
222 #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP_NUM    206 #define RT5033_REGULATOR_BUCK_VOLTAGE_STEP_NUM          32
223                                                   207 
224 /* RT5033 regulator LDO output voltage uV */      208 /* RT5033 regulator LDO output voltage uV */
225 #define RT5033_REGULATOR_LDO_VOLTAGE_MIN          209 #define RT5033_REGULATOR_LDO_VOLTAGE_MIN                1200000U
226 #define RT5033_REGULATOR_LDO_VOLTAGE_MAX          210 #define RT5033_REGULATOR_LDO_VOLTAGE_MAX                3000000U
227 #define RT5033_REGULATOR_LDO_VOLTAGE_STEP         211 #define RT5033_REGULATOR_LDO_VOLTAGE_STEP               100000U
228 #define RT5033_REGULATOR_LDO_VOLTAGE_STEP_NUM     212 #define RT5033_REGULATOR_LDO_VOLTAGE_STEP_NUM           32
229                                                   213 
230 /* RT5033 regulator SAFE LDO output voltage uV    214 /* RT5033 regulator SAFE LDO output voltage uV */
231 #define RT5033_REGULATOR_SAFE_LDO_VOLTAGE         215 #define RT5033_REGULATOR_SAFE_LDO_VOLTAGE               4900000U
232                                                   216 
233 enum rt5033_fuel_reg {                            217 enum rt5033_fuel_reg {
234         RT5033_FUEL_REG_OCV_H           = 0x00    218         RT5033_FUEL_REG_OCV_H           = 0x00,
235         RT5033_FUEL_REG_OCV_L           = 0x01    219         RT5033_FUEL_REG_OCV_L           = 0x01,
236         RT5033_FUEL_REG_VBAT_H          = 0x02    220         RT5033_FUEL_REG_VBAT_H          = 0x02,
237         RT5033_FUEL_REG_VBAT_L          = 0x03    221         RT5033_FUEL_REG_VBAT_L          = 0x03,
238         RT5033_FUEL_REG_SOC_H           = 0x04    222         RT5033_FUEL_REG_SOC_H           = 0x04,
239         RT5033_FUEL_REG_SOC_L           = 0x05    223         RT5033_FUEL_REG_SOC_L           = 0x05,
240         RT5033_FUEL_REG_CTRL_H          = 0x06    224         RT5033_FUEL_REG_CTRL_H          = 0x06,
241         RT5033_FUEL_REG_CTRL_L          = 0x07    225         RT5033_FUEL_REG_CTRL_L          = 0x07,
242         RT5033_FUEL_REG_CRATE           = 0x08    226         RT5033_FUEL_REG_CRATE           = 0x08,
243         RT5033_FUEL_REG_DEVICE_ID       = 0x09    227         RT5033_FUEL_REG_DEVICE_ID       = 0x09,
244         RT5033_FUEL_REG_AVG_VOLT_H      = 0x0A    228         RT5033_FUEL_REG_AVG_VOLT_H      = 0x0A,
245         RT5033_FUEL_REG_AVG_VOLT_L      = 0x0B    229         RT5033_FUEL_REG_AVG_VOLT_L      = 0x0B,
246         RT5033_FUEL_REG_CONFIG_H        = 0x0C    230         RT5033_FUEL_REG_CONFIG_H        = 0x0C,
247         RT5033_FUEL_REG_CONFIG_L        = 0x0D    231         RT5033_FUEL_REG_CONFIG_L        = 0x0D,
248         /* Reserved 0x0E~0x0F */                  232         /* Reserved 0x0E~0x0F */
249         RT5033_FUEL_REG_IRQ_CTRL        = 0x10    233         RT5033_FUEL_REG_IRQ_CTRL        = 0x10,
250         RT5033_FUEL_REG_IRQ_FLAG        = 0x11    234         RT5033_FUEL_REG_IRQ_FLAG        = 0x11,
251         RT5033_FUEL_VMIN                = 0x12    235         RT5033_FUEL_VMIN                = 0x12,
252         RT5033_FUEL_SMIN                = 0x13    236         RT5033_FUEL_SMIN                = 0x13,
253         /* Reserved 0x14~0x1F */                  237         /* Reserved 0x14~0x1F */
254         RT5033_FUEL_VGCOMP1             = 0x20    238         RT5033_FUEL_VGCOMP1             = 0x20,
255         RT5033_FUEL_VGCOMP2             = 0x21    239         RT5033_FUEL_VGCOMP2             = 0x21,
256         RT5033_FUEL_VGCOMP3             = 0x22    240         RT5033_FUEL_VGCOMP3             = 0x22,
257         RT5033_FUEL_VGCOMP4             = 0x23    241         RT5033_FUEL_VGCOMP4             = 0x23,
258         /* Reserved 0x24~0xFD */                  242         /* Reserved 0x24~0xFD */
259         RT5033_FUEL_MFA_H               = 0xFE    243         RT5033_FUEL_MFA_H               = 0xFE,
260         RT5033_FUEL_MFA_L               = 0xFF    244         RT5033_FUEL_MFA_L               = 0xFF,
261                                                   245 
262         RT5033_FUEL_REG_END,                      246         RT5033_FUEL_REG_END,
263 };                                                247 };
264                                                   248 
265 /* RT5033 fuel gauge battery present property     249 /* RT5033 fuel gauge battery present property */
266 #define RT5033_FUEL_BAT_PRESENT         0x02      250 #define RT5033_FUEL_BAT_PRESENT         0x02
267                                                   251 
268 /* RT5033 PMIC interrupts */                      252 /* RT5033 PMIC interrupts */
269 #define RT5033_PMIC_IRQ_BUCKOCP         BIT(2) !! 253 #define RT5033_PMIC_IRQ_BUCKOCP         2
270 #define RT5033_PMIC_IRQ_BUCKLV          BIT(3) !! 254 #define RT5033_PMIC_IRQ_BUCKLV          3
271 #define RT5033_PMIC_IRQ_SAFELDOLV       BIT(4) !! 255 #define RT5033_PMIC_IRQ_SAFELDOLV       4
272 #define RT5033_PMIC_IRQ_LDOLV           BIT(5) !! 256 #define RT5033_PMIC_IRQ_LDOLV           5
273 #define RT5033_PMIC_IRQ_OT              BIT(6) !! 257 #define RT5033_PMIC_IRQ_OT              6
274 #define RT5033_PMIC_IRQ_VDDA_UV         BIT(7) !! 258 #define RT5033_PMIC_IRQ_VDDA_UV         7
275                                                   259 
276 #endif /* __RT5033_PRIVATE_H__ */                 260 #endif /* __RT5033_PRIVATE_H__ */
277                                                   261 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php