1 /* SPDX-License-Identifier: GPL-2.0-only */ <<
2 /* 1 /*
3 * Copyright (C) 2015 Texas Instruments Incorp 2 * Copyright (C) 2015 Texas Instruments Incorporated - https://www.ti.com/
4 * Andrew F. Davis <afd@ti.com> 3 * Andrew F. Davis <afd@ti.com>
5 * 4 *
>> 5 * This program is free software; you can redistribute it and/or
>> 6 * modify it under the terms of the GNU General Public License version 2 as
>> 7 * published by the Free Software Foundation.
>> 8 *
>> 9 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
>> 10 * kind, whether expressed or implied; without even the implied warranty
>> 11 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
>> 12 * GNU General Public License version 2 for more details.
>> 13 *
6 * Based on the TPS65912 driver 14 * Based on the TPS65912 driver
7 */ 15 */
8 16
9 #ifndef __LINUX_MFD_TPS65086_H 17 #ifndef __LINUX_MFD_TPS65086_H
10 #define __LINUX_MFD_TPS65086_H 18 #define __LINUX_MFD_TPS65086_H
11 19
12 #include <linux/device.h> 20 #include <linux/device.h>
13 #include <linux/regmap.h> 21 #include <linux/regmap.h>
14 22
15 /* List of registers for TPS65086 */ 23 /* List of registers for TPS65086 */
16 #define TPS65086_DEVICEID1 0x00 !! 24 #define TPS65086_DEVICEID 0x01
17 #define TPS65086_DEVICEID2 0x01 !! 25 #define TPS65086_IRQ 0x02
18 #define TPS65086_IRQ 0x02 <<
19 #define TPS65086_IRQ_MASK 0x03 26 #define TPS65086_IRQ_MASK 0x03
20 #define TPS65086_PMICSTAT 0x04 27 #define TPS65086_PMICSTAT 0x04
21 #define TPS65086_SHUTDNSRC 0x05 28 #define TPS65086_SHUTDNSRC 0x05
22 #define TPS65086_BUCK1CTRL 0x20 29 #define TPS65086_BUCK1CTRL 0x20
23 #define TPS65086_BUCK2CTRL 0x21 30 #define TPS65086_BUCK2CTRL 0x21
24 #define TPS65086_BUCK3DECAY 0x22 31 #define TPS65086_BUCK3DECAY 0x22
25 #define TPS65086_BUCK3VID 0x23 32 #define TPS65086_BUCK3VID 0x23
26 #define TPS65086_BUCK3SLPCTRL 0x24 33 #define TPS65086_BUCK3SLPCTRL 0x24
27 #define TPS65086_BUCK4CTRL 0x25 34 #define TPS65086_BUCK4CTRL 0x25
28 #define TPS65086_BUCK5CTRL 0x26 35 #define TPS65086_BUCK5CTRL 0x26
29 #define TPS65086_BUCK6CTRL 0x27 36 #define TPS65086_BUCK6CTRL 0x27
30 #define TPS65086_LDOA2CTRL 0x28 37 #define TPS65086_LDOA2CTRL 0x28
31 #define TPS65086_LDOA3CTRL 0x29 38 #define TPS65086_LDOA3CTRL 0x29
32 #define TPS65086_DISCHCTRL1 0x40 39 #define TPS65086_DISCHCTRL1 0x40
33 #define TPS65086_DISCHCTRL2 0x41 40 #define TPS65086_DISCHCTRL2 0x41
34 #define TPS65086_DISCHCTRL3 0x42 41 #define TPS65086_DISCHCTRL3 0x42
35 #define TPS65086_PG_DELAY1 0x43 42 #define TPS65086_PG_DELAY1 0x43
36 #define TPS65086_FORCESHUTDN 0x91 43 #define TPS65086_FORCESHUTDN 0x91
37 #define TPS65086_BUCK1SLPCTRL 0x92 44 #define TPS65086_BUCK1SLPCTRL 0x92
38 #define TPS65086_BUCK2SLPCTRL 0x93 45 #define TPS65086_BUCK2SLPCTRL 0x93
39 #define TPS65086_BUCK4VID 0x94 46 #define TPS65086_BUCK4VID 0x94
40 #define TPS65086_BUCK4SLPVID 0x95 47 #define TPS65086_BUCK4SLPVID 0x95
41 #define TPS65086_BUCK5VID 0x96 48 #define TPS65086_BUCK5VID 0x96
42 #define TPS65086_BUCK5SLPVID 0x97 49 #define TPS65086_BUCK5SLPVID 0x97
43 #define TPS65086_BUCK6VID 0x98 50 #define TPS65086_BUCK6VID 0x98
44 #define TPS65086_BUCK6SLPVID 0x99 51 #define TPS65086_BUCK6SLPVID 0x99
45 #define TPS65086_LDOA2VID 0x9A 52 #define TPS65086_LDOA2VID 0x9A
46 #define TPS65086_LDOA3VID 0x9B 53 #define TPS65086_LDOA3VID 0x9B
47 #define TPS65086_BUCK123CTRL 0x9C 54 #define TPS65086_BUCK123CTRL 0x9C
48 #define TPS65086_PG_DELAY2 0x9D 55 #define TPS65086_PG_DELAY2 0x9D
49 #define TPS65086_PIN_EN_MASK1 0x9E 56 #define TPS65086_PIN_EN_MASK1 0x9E
50 #define TPS65086_PIN_EN_MASK2 0x9F 57 #define TPS65086_PIN_EN_MASK2 0x9F
51 #define TPS65086_SWVTT_EN 0x9F 58 #define TPS65086_SWVTT_EN 0x9F
52 #define TPS65086_PIN_EN_OVR1 0xA0 59 #define TPS65086_PIN_EN_OVR1 0xA0
53 #define TPS65086_PIN_EN_OVR2 0xA1 60 #define TPS65086_PIN_EN_OVR2 0xA1
54 #define TPS65086_GPOCTRL 0xA1 61 #define TPS65086_GPOCTRL 0xA1
55 #define TPS65086_PWR_FAULT_MASK1 0xA2 62 #define TPS65086_PWR_FAULT_MASK1 0xA2
56 #define TPS65086_PWR_FAULT_MASK2 0xA3 63 #define TPS65086_PWR_FAULT_MASK2 0xA3
57 #define TPS65086_GPO1PG_CTRL1 0xA4 64 #define TPS65086_GPO1PG_CTRL1 0xA4
58 #define TPS65086_GPO1PG_CTRL2 0xA5 65 #define TPS65086_GPO1PG_CTRL2 0xA5
59 #define TPS65086_GPO4PG_CTRL1 0xA6 66 #define TPS65086_GPO4PG_CTRL1 0xA6
60 #define TPS65086_GPO4PG_CTRL2 0xA7 67 #define TPS65086_GPO4PG_CTRL2 0xA7
61 #define TPS65086_GPO2PG_CTRL1 0xA8 68 #define TPS65086_GPO2PG_CTRL1 0xA8
62 #define TPS65086_GPO2PG_CTRL2 0xA9 69 #define TPS65086_GPO2PG_CTRL2 0xA9
63 #define TPS65086_GPO3PG_CTRL1 0xAA 70 #define TPS65086_GPO3PG_CTRL1 0xAA
64 #define TPS65086_GPO3PG_CTRL2 0xAB 71 #define TPS65086_GPO3PG_CTRL2 0xAB
65 #define TPS65086_LDOA1CTRL 0xAE 72 #define TPS65086_LDOA1CTRL 0xAE
66 #define TPS65086_PG_STATUS1 0xB0 73 #define TPS65086_PG_STATUS1 0xB0
67 #define TPS65086_PG_STATUS2 0xB1 74 #define TPS65086_PG_STATUS2 0xB1
68 #define TPS65086_PWR_FAULT_STATUS1 0xB2 75 #define TPS65086_PWR_FAULT_STATUS1 0xB2
69 #define TPS65086_PWR_FAULT_STATUS2 0xB3 76 #define TPS65086_PWR_FAULT_STATUS2 0xB3
70 #define TPS65086_TEMPCRIT 0xB4 77 #define TPS65086_TEMPCRIT 0xB4
71 #define TPS65086_TEMPHOT 0xB5 78 #define TPS65086_TEMPHOT 0xB5
72 #define TPS65086_OC_STATUS 0xB6 79 #define TPS65086_OC_STATUS 0xB6
73 80
74 /* IRQ Register field definitions */ 81 /* IRQ Register field definitions */
75 #define TPS65086_IRQ_DIETEMP_MASK BIT(0) 82 #define TPS65086_IRQ_DIETEMP_MASK BIT(0)
76 #define TPS65086_IRQ_SHUTDN_MASK BIT(3) 83 #define TPS65086_IRQ_SHUTDN_MASK BIT(3)
77 #define TPS65086_IRQ_FAULT_MASK BIT(7) 84 #define TPS65086_IRQ_FAULT_MASK BIT(7)
78 85
79 /* DEVICEID1 Register field definitions */ !! 86 /* DEVICEID Register field definitions */
80 #define TPS6508640_ID 0x00 !! 87 #define TPS65086_DEVICEID_PART_MASK GENMASK(3, 0)
81 #define TPS65086401_ID 0x01 !! 88 #define TPS65086_DEVICEID_OTP_MASK GENMASK(5, 4)
82 #define TPS6508641_ID 0x10 !! 89 #define TPS65086_DEVICEID_REV_MASK GENMASK(7, 6)
83 #define TPS65086470_ID 0x70 <<
84 <<
85 /* DEVICEID2 Register field definitions */ <<
86 #define TPS65086_DEVICEID2_PART_MASK GENMAS <<
87 #define TPS65086_DEVICEID2_OTP_MASK GENMAS <<
88 #define TPS65086_DEVICEID2_REV_MASK GENMAS <<
89 90
90 /* VID Masks */ 91 /* VID Masks */
91 #define BUCK_VID_MASK GENMAS 92 #define BUCK_VID_MASK GENMASK(7, 1)
92 #define VDOA1_VID_MASK GENMAS 93 #define VDOA1_VID_MASK GENMASK(4, 1)
93 #define VDOA23_VID_MASK GENMAS 94 #define VDOA23_VID_MASK GENMASK(3, 0)
94 95
95 /* Define the TPS65086 IRQ numbers */ 96 /* Define the TPS65086 IRQ numbers */
96 enum tps65086_irqs { 97 enum tps65086_irqs {
97 TPS65086_IRQ_DIETEMP, 98 TPS65086_IRQ_DIETEMP,
98 TPS65086_IRQ_SHUTDN, 99 TPS65086_IRQ_SHUTDN,
99 TPS65086_IRQ_FAULT, 100 TPS65086_IRQ_FAULT,
100 }; 101 };
101 102
102 struct tps65086_regulator_config; <<
103 <<
104 /** 103 /**
105 * struct tps65086 - state holder for the tps6 104 * struct tps65086 - state holder for the tps65086 driver
106 * 105 *
107 * Device data may be used to access the TPS65 106 * Device data may be used to access the TPS65086 chip
108 */ 107 */
109 struct tps65086 { 108 struct tps65086 {
110 struct device *dev; 109 struct device *dev;
111 struct regmap *regmap; 110 struct regmap *regmap;
112 unsigned int chip_id; <<
113 const struct tps65086_regulator_config <<
114 111
115 /* IRQ Data */ 112 /* IRQ Data */
116 int irq; 113 int irq;
117 struct regmap_irq_chip_data *irq_data; 114 struct regmap_irq_chip_data *irq_data;
118 }; 115 };
119 116
120 #endif /* __LINUX_MFD_TPS65086_H */ 117 #endif /* __LINUX_MFD_TPS65086_H */
121 118
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.