1 /* 1 /*
2 * Copyright (c) 2013-2015, Mellanox Technolog 2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
3 * 3 *
4 * This software is available to you under a c 4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed un 5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, ava 6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this sourc 7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below: 8 * OpenIB.org BSD license below:
9 * 9 *
10 * Redistribution and use in source and bi 10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted pro 11 * without modification, are permitted provided that the following
12 * conditions are met: 12 * conditions are met:
13 * 13 *
14 * - Redistributions of source code must 14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of condi 15 * copyright notice, this list of conditions and the following
16 * disclaimer. 16 * disclaimer.
17 * 17 *
18 * - Redistributions in binary form must 18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of condi 19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/ 20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution. 21 * provided with the distribution.
22 * 22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT W 23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMIT 24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR P 25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTH 26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER L 27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARIS 28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR 29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE. 30 * SOFTWARE.
31 */ 31 */
32 32
33 #ifndef MLX5_QP_H 33 #ifndef MLX5_QP_H
34 #define MLX5_QP_H 34 #define MLX5_QP_H
35 35
36 #include <linux/mlx5/device.h> 36 #include <linux/mlx5/device.h>
37 #include <linux/mlx5/driver.h> 37 #include <linux/mlx5/driver.h>
38 38
39 #define MLX5_TERMINATE_SCATTER_LIST_LKEY cpu_t !! 39 #define MLX5_INVALID_LKEY 0x100
40 /* UMR (3 WQE_BB's) + SIG (3 WQE_BB's) + PSV ( !! 40 #define MLX5_SIG_WQE_SIZE (MLX5_SEND_WQE_BB * 5)
41 #define MLX5_SIG_WQE_SIZE (MLX5_SEND_WQE <<
42 #define MLX5_DIF_SIZE 8 41 #define MLX5_DIF_SIZE 8
43 #define MLX5_STRIDE_BLOCK_OP 0x400 42 #define MLX5_STRIDE_BLOCK_OP 0x400
44 #define MLX5_CPY_GRD_MASK 0xc0 43 #define MLX5_CPY_GRD_MASK 0xc0
45 #define MLX5_CPY_APP_MASK 0x30 44 #define MLX5_CPY_APP_MASK 0x30
46 #define MLX5_CPY_REF_MASK 0x0f 45 #define MLX5_CPY_REF_MASK 0x0f
47 #define MLX5_BSF_INC_REFTAG (1 << 6) 46 #define MLX5_BSF_INC_REFTAG (1 << 6)
48 #define MLX5_BSF_INL_VALID (1 << 15) 47 #define MLX5_BSF_INL_VALID (1 << 15)
49 #define MLX5_BSF_REFRESH_DIF (1 << 14) 48 #define MLX5_BSF_REFRESH_DIF (1 << 14)
50 #define MLX5_BSF_REPEAT_BLOCK (1 << 7) 49 #define MLX5_BSF_REPEAT_BLOCK (1 << 7)
51 #define MLX5_BSF_APPTAG_ESCAPE 0x1 50 #define MLX5_BSF_APPTAG_ESCAPE 0x1
52 #define MLX5_BSF_APPREF_ESCAPE 0x2 51 #define MLX5_BSF_APPREF_ESCAPE 0x2
53 52
54 enum mlx5_qp_optpar { 53 enum mlx5_qp_optpar {
55 MLX5_QP_OPTPAR_ALT_ADDR_PATH 54 MLX5_QP_OPTPAR_ALT_ADDR_PATH = 1 << 0,
56 MLX5_QP_OPTPAR_RRE 55 MLX5_QP_OPTPAR_RRE = 1 << 1,
57 MLX5_QP_OPTPAR_RAE 56 MLX5_QP_OPTPAR_RAE = 1 << 2,
58 MLX5_QP_OPTPAR_RWE 57 MLX5_QP_OPTPAR_RWE = 1 << 3,
59 MLX5_QP_OPTPAR_PKEY_INDEX 58 MLX5_QP_OPTPAR_PKEY_INDEX = 1 << 4,
60 MLX5_QP_OPTPAR_Q_KEY 59 MLX5_QP_OPTPAR_Q_KEY = 1 << 5,
61 MLX5_QP_OPTPAR_RNR_TIMEOUT 60 MLX5_QP_OPTPAR_RNR_TIMEOUT = 1 << 6,
62 MLX5_QP_OPTPAR_PRIMARY_ADDR_PATH 61 MLX5_QP_OPTPAR_PRIMARY_ADDR_PATH = 1 << 7,
63 MLX5_QP_OPTPAR_SRA_MAX 62 MLX5_QP_OPTPAR_SRA_MAX = 1 << 8,
64 MLX5_QP_OPTPAR_RRA_MAX 63 MLX5_QP_OPTPAR_RRA_MAX = 1 << 9,
65 MLX5_QP_OPTPAR_PM_STATE 64 MLX5_QP_OPTPAR_PM_STATE = 1 << 10,
66 MLX5_QP_OPTPAR_RETRY_COUNT 65 MLX5_QP_OPTPAR_RETRY_COUNT = 1 << 12,
67 MLX5_QP_OPTPAR_RNR_RETRY 66 MLX5_QP_OPTPAR_RNR_RETRY = 1 << 13,
68 MLX5_QP_OPTPAR_ACK_TIMEOUT 67 MLX5_QP_OPTPAR_ACK_TIMEOUT = 1 << 14,
69 MLX5_QP_OPTPAR_LAG_TX_AFF <<
70 MLX5_QP_OPTPAR_PRI_PORT 68 MLX5_QP_OPTPAR_PRI_PORT = 1 << 16,
71 MLX5_QP_OPTPAR_SRQN 69 MLX5_QP_OPTPAR_SRQN = 1 << 18,
72 MLX5_QP_OPTPAR_CQN_RCV 70 MLX5_QP_OPTPAR_CQN_RCV = 1 << 19,
73 MLX5_QP_OPTPAR_DC_HS 71 MLX5_QP_OPTPAR_DC_HS = 1 << 20,
74 MLX5_QP_OPTPAR_DC_KEY 72 MLX5_QP_OPTPAR_DC_KEY = 1 << 21,
75 MLX5_QP_OPTPAR_COUNTER_SET_ID <<
76 }; 73 };
77 74
78 enum mlx5_qp_state { 75 enum mlx5_qp_state {
79 MLX5_QP_STATE_RST 76 MLX5_QP_STATE_RST = 0,
80 MLX5_QP_STATE_INIT 77 MLX5_QP_STATE_INIT = 1,
81 MLX5_QP_STATE_RTR 78 MLX5_QP_STATE_RTR = 2,
82 MLX5_QP_STATE_RTS 79 MLX5_QP_STATE_RTS = 3,
83 MLX5_QP_STATE_SQER 80 MLX5_QP_STATE_SQER = 4,
84 MLX5_QP_STATE_SQD 81 MLX5_QP_STATE_SQD = 5,
85 MLX5_QP_STATE_ERR 82 MLX5_QP_STATE_ERR = 6,
86 MLX5_QP_STATE_SQ_DRAINING 83 MLX5_QP_STATE_SQ_DRAINING = 7,
87 MLX5_QP_STATE_SUSPENDED 84 MLX5_QP_STATE_SUSPENDED = 9,
88 MLX5_QP_NUM_STATE, 85 MLX5_QP_NUM_STATE,
89 MLX5_QP_STATE, 86 MLX5_QP_STATE,
90 MLX5_QP_STATE_BAD, 87 MLX5_QP_STATE_BAD,
91 }; 88 };
92 89
93 enum { 90 enum {
94 MLX5_SQ_STATE_NA = MLX5_SQC_STA 91 MLX5_SQ_STATE_NA = MLX5_SQC_STATE_ERR + 1,
95 MLX5_SQ_NUM_STATE = MLX5_SQ_STAT 92 MLX5_SQ_NUM_STATE = MLX5_SQ_STATE_NA + 1,
96 MLX5_RQ_STATE_NA = MLX5_RQC_STA 93 MLX5_RQ_STATE_NA = MLX5_RQC_STATE_ERR + 1,
97 MLX5_RQ_NUM_STATE = MLX5_RQ_STAT 94 MLX5_RQ_NUM_STATE = MLX5_RQ_STATE_NA + 1,
98 }; 95 };
99 96
100 enum { 97 enum {
101 MLX5_QP_ST_RC 98 MLX5_QP_ST_RC = 0x0,
102 MLX5_QP_ST_UC 99 MLX5_QP_ST_UC = 0x1,
103 MLX5_QP_ST_UD 100 MLX5_QP_ST_UD = 0x2,
104 MLX5_QP_ST_XRC 101 MLX5_QP_ST_XRC = 0x3,
105 MLX5_QP_ST_MLX 102 MLX5_QP_ST_MLX = 0x4,
106 MLX5_QP_ST_DCI 103 MLX5_QP_ST_DCI = 0x5,
107 MLX5_QP_ST_DCT 104 MLX5_QP_ST_DCT = 0x6,
108 MLX5_QP_ST_QP0 105 MLX5_QP_ST_QP0 = 0x7,
109 MLX5_QP_ST_QP1 106 MLX5_QP_ST_QP1 = 0x8,
110 MLX5_QP_ST_RAW_ETHERTYPE 107 MLX5_QP_ST_RAW_ETHERTYPE = 0x9,
111 MLX5_QP_ST_RAW_IPV6 108 MLX5_QP_ST_RAW_IPV6 = 0xa,
112 MLX5_QP_ST_SNIFFER 109 MLX5_QP_ST_SNIFFER = 0xb,
113 MLX5_QP_ST_SYNC_UMR 110 MLX5_QP_ST_SYNC_UMR = 0xe,
114 MLX5_QP_ST_PTP_1588 111 MLX5_QP_ST_PTP_1588 = 0xd,
115 MLX5_QP_ST_REG_UMR 112 MLX5_QP_ST_REG_UMR = 0xc,
116 MLX5_QP_ST_MAX 113 MLX5_QP_ST_MAX
117 }; 114 };
118 115
119 enum { 116 enum {
120 MLX5_QP_PM_MIGRATED 117 MLX5_QP_PM_MIGRATED = 0x3,
121 MLX5_QP_PM_ARMED 118 MLX5_QP_PM_ARMED = 0x0,
122 MLX5_QP_PM_REARM 119 MLX5_QP_PM_REARM = 0x1
123 }; 120 };
124 121
125 enum { 122 enum {
126 MLX5_NON_ZERO_RQ = 0x0, 123 MLX5_NON_ZERO_RQ = 0x0,
127 MLX5_SRQ_RQ = 0x1, 124 MLX5_SRQ_RQ = 0x1,
128 MLX5_CRQ_RQ = 0x2, 125 MLX5_CRQ_RQ = 0x2,
129 MLX5_ZERO_LEN_RQ = 0x3 126 MLX5_ZERO_LEN_RQ = 0x3
130 }; 127 };
131 128
132 /* TODO REM */ 129 /* TODO REM */
133 enum { 130 enum {
134 /* params1 */ 131 /* params1 */
135 MLX5_QP_BIT_SRE 132 MLX5_QP_BIT_SRE = 1 << 15,
136 MLX5_QP_BIT_SWE 133 MLX5_QP_BIT_SWE = 1 << 14,
137 MLX5_QP_BIT_SAE 134 MLX5_QP_BIT_SAE = 1 << 13,
138 /* params2 */ 135 /* params2 */
139 MLX5_QP_BIT_RRE 136 MLX5_QP_BIT_RRE = 1 << 15,
140 MLX5_QP_BIT_RWE 137 MLX5_QP_BIT_RWE = 1 << 14,
141 MLX5_QP_BIT_RAE 138 MLX5_QP_BIT_RAE = 1 << 13,
142 MLX5_QP_BIT_RIC 139 MLX5_QP_BIT_RIC = 1 << 4,
143 MLX5_QP_BIT_CC_SLAVE_RECV 140 MLX5_QP_BIT_CC_SLAVE_RECV = 1 << 2,
144 MLX5_QP_BIT_CC_SLAVE_SEND 141 MLX5_QP_BIT_CC_SLAVE_SEND = 1 << 1,
145 MLX5_QP_BIT_CC_MASTER 142 MLX5_QP_BIT_CC_MASTER = 1 << 0
146 }; 143 };
147 144
148 enum { 145 enum {
149 MLX5_WQE_CTRL_CQ_UPDATE = 2 << 146 MLX5_WQE_CTRL_CQ_UPDATE = 2 << 2,
150 MLX5_WQE_CTRL_CQ_UPDATE_AND_EQE = 3 << 147 MLX5_WQE_CTRL_CQ_UPDATE_AND_EQE = 3 << 2,
151 MLX5_WQE_CTRL_SOLICITED = 1 << 148 MLX5_WQE_CTRL_SOLICITED = 1 << 1,
152 MLX5_WQE_CTRL_INITIATOR_SMALL_FENCE = <<
153 }; 149 };
154 150
155 enum { 151 enum {
156 MLX5_SEND_WQE_DS = 16, 152 MLX5_SEND_WQE_DS = 16,
157 MLX5_SEND_WQE_BB = 64, 153 MLX5_SEND_WQE_BB = 64,
158 }; 154 };
159 155
160 #define MLX5_SEND_WQEBB_NUM_DS (MLX5_SEND_WQE 156 #define MLX5_SEND_WQEBB_NUM_DS (MLX5_SEND_WQE_BB / MLX5_SEND_WQE_DS)
161 157
162 enum { 158 enum {
163 MLX5_SEND_WQE_MAX_WQEBBS = 16, 159 MLX5_SEND_WQE_MAX_WQEBBS = 16,
164 }; 160 };
165 161
166 #define MLX5_SEND_WQE_MAX_SIZE (MLX5_SEND_WQE_ <<
167 <<
168 enum { 162 enum {
169 MLX5_WQE_FMR_PERM_LOCAL_READ = 1 << 163 MLX5_WQE_FMR_PERM_LOCAL_READ = 1 << 27,
170 MLX5_WQE_FMR_PERM_LOCAL_WRITE = 1 << 164 MLX5_WQE_FMR_PERM_LOCAL_WRITE = 1 << 28,
171 MLX5_WQE_FMR_PERM_REMOTE_READ = 1 << 165 MLX5_WQE_FMR_PERM_REMOTE_READ = 1 << 29,
172 MLX5_WQE_FMR_PERM_REMOTE_WRITE = 1 << 166 MLX5_WQE_FMR_PERM_REMOTE_WRITE = 1 << 30,
173 MLX5_WQE_FMR_PERM_ATOMIC = 1 << 167 MLX5_WQE_FMR_PERM_ATOMIC = 1 << 31
174 }; 168 };
175 169
176 enum { 170 enum {
177 MLX5_FENCE_MODE_NONE 171 MLX5_FENCE_MODE_NONE = 0 << 5,
178 MLX5_FENCE_MODE_INITIATOR_SMALL 172 MLX5_FENCE_MODE_INITIATOR_SMALL = 1 << 5,
179 MLX5_FENCE_MODE_FENCE 173 MLX5_FENCE_MODE_FENCE = 2 << 5,
180 MLX5_FENCE_MODE_STRONG_ORDERING 174 MLX5_FENCE_MODE_STRONG_ORDERING = 3 << 5,
181 MLX5_FENCE_MODE_SMALL_AND_FENCE 175 MLX5_FENCE_MODE_SMALL_AND_FENCE = 4 << 5,
182 }; 176 };
183 177
184 enum { 178 enum {
185 MLX5_RCV_DBR = 0, 179 MLX5_RCV_DBR = 0,
186 MLX5_SND_DBR = 1, 180 MLX5_SND_DBR = 1,
187 }; 181 };
188 182
189 enum { 183 enum {
190 MLX5_FLAGS_INLINE = 1<<7, 184 MLX5_FLAGS_INLINE = 1<<7,
191 MLX5_FLAGS_CHECK_FREE = 1<<5, 185 MLX5_FLAGS_CHECK_FREE = 1<<5,
192 }; 186 };
193 187
194 struct mlx5_wqe_fmr_seg { 188 struct mlx5_wqe_fmr_seg {
195 __be32 flags; 189 __be32 flags;
196 __be32 mem_key; 190 __be32 mem_key;
197 __be64 buf_list; 191 __be64 buf_list;
198 __be64 start_addr; 192 __be64 start_addr;
199 __be64 reg_len; 193 __be64 reg_len;
200 __be32 offset; 194 __be32 offset;
201 __be32 page_size; 195 __be32 page_size;
202 u32 reserved[2]; 196 u32 reserved[2];
203 }; 197 };
204 198
205 struct mlx5_wqe_ctrl_seg { 199 struct mlx5_wqe_ctrl_seg {
206 __be32 opmod_idx_opco 200 __be32 opmod_idx_opcode;
207 __be32 qpn_ds; 201 __be32 qpn_ds;
208 <<
209 struct_group(trailer, <<
210 <<
211 u8 signature; 202 u8 signature;
212 u8 rsvd[2]; 203 u8 rsvd[2];
213 u8 fm_ce_se; 204 u8 fm_ce_se;
214 union { !! 205 __be32 imm;
215 __be32 general_id; <<
216 __be32 imm; <<
217 __be32 umr_mkey; <<
218 __be32 tis_tir_num; <<
219 }; <<
220 <<
221 ); /* end of trailer group */ <<
222 }; 206 };
223 207
224 #define MLX5_WQE_CTRL_DS_MASK 0x3f 208 #define MLX5_WQE_CTRL_DS_MASK 0x3f
225 #define MLX5_WQE_CTRL_QPN_MASK 0xffffff00 209 #define MLX5_WQE_CTRL_QPN_MASK 0xffffff00
226 #define MLX5_WQE_CTRL_QPN_SHIFT 8 210 #define MLX5_WQE_CTRL_QPN_SHIFT 8
227 #define MLX5_WQE_DS_UNITS 16 211 #define MLX5_WQE_DS_UNITS 16
228 #define MLX5_WQE_CTRL_OPCODE_MASK 0xff 212 #define MLX5_WQE_CTRL_OPCODE_MASK 0xff
229 #define MLX5_WQE_CTRL_WQE_INDEX_MASK 0x00ffff0 213 #define MLX5_WQE_CTRL_WQE_INDEX_MASK 0x00ffff00
230 #define MLX5_WQE_CTRL_WQE_INDEX_SHIFT 8 214 #define MLX5_WQE_CTRL_WQE_INDEX_SHIFT 8
>> 215 #define MLX5_WQE_AV_EXT 0x80000000
231 216
232 enum { 217 enum {
233 MLX5_ETH_WQE_L3_INNER_CSUM = 1 << 218 MLX5_ETH_WQE_L3_INNER_CSUM = 1 << 4,
234 MLX5_ETH_WQE_L4_INNER_CSUM = 1 << 219 MLX5_ETH_WQE_L4_INNER_CSUM = 1 << 5,
235 MLX5_ETH_WQE_L3_CSUM = 1 << 220 MLX5_ETH_WQE_L3_CSUM = 1 << 6,
236 MLX5_ETH_WQE_L4_CSUM = 1 << 221 MLX5_ETH_WQE_L4_CSUM = 1 << 7,
237 }; 222 };
238 223
239 enum { 224 enum {
240 MLX5_ETH_WQE_SVLAN = 1 << <<
241 MLX5_ETH_WQE_TRAILER_HDR_OUTER_IP_ASSO <<
242 MLX5_ETH_WQE_TRAILER_HDR_OUTER_L4_ASSO <<
243 MLX5_ETH_WQE_TRAILER_HDR_INNER_IP_ASSO <<
244 MLX5_ETH_WQE_TRAILER_HDR_INNER_L4_ASSO <<
245 MLX5_ETH_WQE_INSERT_TRAILER = 1 << <<
246 MLX5_ETH_WQE_INSERT_VLAN = 1 << 225 MLX5_ETH_WQE_INSERT_VLAN = 1 << 15,
247 }; 226 };
248 227
249 enum { <<
250 MLX5_ETH_WQE_SWP_INNER_L3_IPV6 = 1 << <<
251 MLX5_ETH_WQE_SWP_INNER_L4_UDP = 1 << <<
252 MLX5_ETH_WQE_SWP_OUTER_L3_IPV6 = 1 << <<
253 MLX5_ETH_WQE_SWP_OUTER_L4_UDP = 1 << <<
254 }; <<
255 <<
256 enum { <<
257 MLX5_ETH_WQE_FT_META_IPSEC = BIT(0), <<
258 MLX5_ETH_WQE_FT_META_MACSEC = BIT(1), <<
259 }; <<
260 <<
261 struct mlx5_wqe_eth_seg { 228 struct mlx5_wqe_eth_seg {
262 u8 swp_outer_l4_offset; !! 229 u8 rsvd0[4];
263 u8 swp_outer_l3_offset; <<
264 u8 swp_inner_l4_offset; <<
265 u8 swp_inner_l3_offset; <<
266 u8 cs_flags; 230 u8 cs_flags;
267 u8 swp_flags; !! 231 u8 rsvd1;
268 __be16 mss; 232 __be16 mss;
269 __be32 flow_table_metadata; !! 233 __be32 rsvd2;
270 union { 234 union {
271 struct { 235 struct {
272 __be16 sz; 236 __be16 sz;
273 union { !! 237 u8 start[2];
274 u8 start[2 <<
275 DECLARE_FLEX_A <<
276 }; <<
277 } inline_hdr; 238 } inline_hdr;
278 struct { 239 struct {
279 __be16 type; 240 __be16 type;
280 __be16 vlan_tci; 241 __be16 vlan_tci;
281 } insert; 242 } insert;
282 __be32 trailer; <<
283 }; 243 };
284 }; 244 };
285 245
286 struct mlx5_wqe_xrc_seg { 246 struct mlx5_wqe_xrc_seg {
287 __be32 xrc_srqn; 247 __be32 xrc_srqn;
288 u8 rsvd[12]; 248 u8 rsvd[12];
289 }; 249 };
290 250
291 struct mlx5_wqe_masked_atomic_seg { 251 struct mlx5_wqe_masked_atomic_seg {
292 __be64 swap_add; 252 __be64 swap_add;
293 __be64 compare; 253 __be64 compare;
294 __be64 swap_add_mask; 254 __be64 swap_add_mask;
295 __be64 compare_mask; 255 __be64 compare_mask;
296 }; 256 };
297 257
298 struct mlx5_base_av { 258 struct mlx5_base_av {
299 union { 259 union {
300 struct { 260 struct {
301 __be32 qkey; 261 __be32 qkey;
302 __be32 reserved; 262 __be32 reserved;
303 } qkey; 263 } qkey;
304 __be64 dc_key; 264 __be64 dc_key;
305 } key; 265 } key;
306 __be32 dqp_dct; 266 __be32 dqp_dct;
307 u8 stat_rate_sl; 267 u8 stat_rate_sl;
308 u8 fl_mlid; 268 u8 fl_mlid;
309 union { 269 union {
310 __be16 rlid; 270 __be16 rlid;
311 __be16 udp_sport; 271 __be16 udp_sport;
312 }; 272 };
313 }; 273 };
314 274
315 struct mlx5_av { 275 struct mlx5_av {
316 union { 276 union {
317 struct { 277 struct {
318 __be32 qkey; 278 __be32 qkey;
319 __be32 reserved; 279 __be32 reserved;
320 } qkey; 280 } qkey;
321 __be64 dc_key; 281 __be64 dc_key;
322 } key; 282 } key;
323 __be32 dqp_dct; 283 __be32 dqp_dct;
324 u8 stat_rate_sl; 284 u8 stat_rate_sl;
325 u8 fl_mlid; 285 u8 fl_mlid;
326 union { 286 union {
327 __be16 rlid; 287 __be16 rlid;
328 __be16 udp_sport; 288 __be16 udp_sport;
329 }; 289 };
330 u8 reserved0[4]; 290 u8 reserved0[4];
331 u8 rmac[6]; 291 u8 rmac[6];
332 u8 tclass; 292 u8 tclass;
333 u8 hop_limit; 293 u8 hop_limit;
334 __be32 grh_gid_fl; 294 __be32 grh_gid_fl;
335 u8 rgid[16]; 295 u8 rgid[16];
336 }; 296 };
337 297
338 struct mlx5_ib_ah { 298 struct mlx5_ib_ah {
339 struct ib_ah ibah; 299 struct ib_ah ibah;
340 struct mlx5_av av; 300 struct mlx5_av av;
341 u8 xmit_port; <<
342 }; 301 };
343 302
344 static inline struct mlx5_ib_ah *to_mah(struct 303 static inline struct mlx5_ib_ah *to_mah(struct ib_ah *ibah)
345 { 304 {
346 return container_of(ibah, struct mlx5_ 305 return container_of(ibah, struct mlx5_ib_ah, ibah);
347 } 306 }
348 307
349 struct mlx5_wqe_datagram_seg { 308 struct mlx5_wqe_datagram_seg {
350 struct mlx5_av av; 309 struct mlx5_av av;
351 }; 310 };
352 311
353 struct mlx5_wqe_raddr_seg { 312 struct mlx5_wqe_raddr_seg {
354 __be64 raddr; 313 __be64 raddr;
355 __be32 rkey; 314 __be32 rkey;
356 u32 reserved; 315 u32 reserved;
357 }; 316 };
358 317
359 struct mlx5_wqe_atomic_seg { 318 struct mlx5_wqe_atomic_seg {
360 __be64 swap_add; 319 __be64 swap_add;
361 __be64 compare; 320 __be64 compare;
362 }; 321 };
363 322
364 struct mlx5_wqe_data_seg { 323 struct mlx5_wqe_data_seg {
365 __be32 byte_count; 324 __be32 byte_count;
366 __be32 lkey; 325 __be32 lkey;
367 __be64 addr; 326 __be64 addr;
368 }; 327 };
369 328
370 struct mlx5_wqe_umr_ctrl_seg { 329 struct mlx5_wqe_umr_ctrl_seg {
371 u8 flags; 330 u8 flags;
372 u8 rsvd0[3]; 331 u8 rsvd0[3];
373 __be16 xlt_octowords; 332 __be16 xlt_octowords;
374 union { 333 union {
375 __be16 xlt_offset; 334 __be16 xlt_offset;
376 __be16 bsf_octowords; 335 __be16 bsf_octowords;
377 }; 336 };
378 __be64 mkey_mask; 337 __be64 mkey_mask;
379 __be32 xlt_offset_47_16; 338 __be32 xlt_offset_47_16;
380 u8 rsvd1[28]; 339 u8 rsvd1[28];
381 }; 340 };
382 341
383 struct mlx5_seg_set_psv { 342 struct mlx5_seg_set_psv {
384 __be32 psv_num; 343 __be32 psv_num;
385 __be16 syndrome; 344 __be16 syndrome;
386 __be16 status; 345 __be16 status;
387 __be32 transient_sig; 346 __be32 transient_sig;
388 __be32 ref_tag; 347 __be32 ref_tag;
389 }; 348 };
390 349
391 struct mlx5_seg_get_psv { 350 struct mlx5_seg_get_psv {
392 u8 rsvd[19]; 351 u8 rsvd[19];
393 u8 num_psv; 352 u8 num_psv;
394 __be32 l_key; 353 __be32 l_key;
395 __be64 va; 354 __be64 va;
396 __be32 psv_index[4]; 355 __be32 psv_index[4];
397 }; 356 };
398 357
399 struct mlx5_seg_check_psv { 358 struct mlx5_seg_check_psv {
400 u8 rsvd0[2]; 359 u8 rsvd0[2];
401 __be16 err_coalescing_op; 360 __be16 err_coalescing_op;
402 u8 rsvd1[2]; 361 u8 rsvd1[2];
403 __be16 xport_err_op; 362 __be16 xport_err_op;
404 u8 rsvd2[2]; 363 u8 rsvd2[2];
405 __be16 xport_err_mask; 364 __be16 xport_err_mask;
406 u8 rsvd3[7]; 365 u8 rsvd3[7];
407 u8 num_psv; 366 u8 num_psv;
408 __be32 l_key; 367 __be32 l_key;
409 __be64 va; 368 __be64 va;
410 __be32 psv_index[4]; 369 __be32 psv_index[4];
411 }; 370 };
412 371
413 struct mlx5_rwqe_sig { 372 struct mlx5_rwqe_sig {
414 u8 rsvd0[4]; 373 u8 rsvd0[4];
415 u8 signature; 374 u8 signature;
416 u8 rsvd1[11]; 375 u8 rsvd1[11];
417 }; 376 };
418 377
419 struct mlx5_wqe_signature_seg { 378 struct mlx5_wqe_signature_seg {
420 u8 rsvd0[4]; 379 u8 rsvd0[4];
421 u8 signature; 380 u8 signature;
422 u8 rsvd1[11]; 381 u8 rsvd1[11];
423 }; 382 };
424 383
425 #define MLX5_WQE_INLINE_SEG_BYTE_COUNT_MASK 0x 384 #define MLX5_WQE_INLINE_SEG_BYTE_COUNT_MASK 0x3ff
426 385
427 struct mlx5_wqe_inline_seg { 386 struct mlx5_wqe_inline_seg {
428 __be32 byte_count; 387 __be32 byte_count;
429 __be32 data[]; <<
430 }; 388 };
431 389
432 enum mlx5_sig_type { 390 enum mlx5_sig_type {
433 MLX5_DIF_CRC = 0x1, 391 MLX5_DIF_CRC = 0x1,
434 MLX5_DIF_IPCS = 0x2, 392 MLX5_DIF_IPCS = 0x2,
435 }; 393 };
436 394
437 struct mlx5_bsf_inl { 395 struct mlx5_bsf_inl {
438 __be16 vld_refresh; 396 __be16 vld_refresh;
439 __be16 dif_apptag; 397 __be16 dif_apptag;
440 __be32 dif_reftag; 398 __be32 dif_reftag;
441 u8 sig_type; 399 u8 sig_type;
442 u8 rp_inv_seed; 400 u8 rp_inv_seed;
443 u8 rsvd[3]; 401 u8 rsvd[3];
444 u8 dif_inc_ref_guard_chec 402 u8 dif_inc_ref_guard_check;
445 __be16 dif_app_bitmask_check; 403 __be16 dif_app_bitmask_check;
446 }; 404 };
447 405
448 struct mlx5_bsf { 406 struct mlx5_bsf {
449 struct mlx5_bsf_basic { 407 struct mlx5_bsf_basic {
450 u8 bsf_size_sbs; 408 u8 bsf_size_sbs;
451 u8 check_byte_mas 409 u8 check_byte_mask;
452 union { 410 union {
453 u8 copy_byte_mask 411 u8 copy_byte_mask;
454 u8 bs_selector; 412 u8 bs_selector;
455 u8 rsvd_wflags; 413 u8 rsvd_wflags;
456 } wire; 414 } wire;
457 union { 415 union {
458 u8 bs_selector; 416 u8 bs_selector;
459 u8 rsvd_mflags; 417 u8 rsvd_mflags;
460 } mem; 418 } mem;
461 __be32 raw_data_size; 419 __be32 raw_data_size;
462 __be32 w_bfs_psv; 420 __be32 w_bfs_psv;
463 __be32 m_bfs_psv; 421 __be32 m_bfs_psv;
464 } basic; 422 } basic;
465 struct mlx5_bsf_ext { 423 struct mlx5_bsf_ext {
466 __be32 t_init_gen_pro 424 __be32 t_init_gen_pro_size;
467 __be32 rsvd_epi_size; 425 __be32 rsvd_epi_size;
468 __be32 w_tfs_psv; 426 __be32 w_tfs_psv;
469 __be32 m_tfs_psv; 427 __be32 m_tfs_psv;
470 } ext; 428 } ext;
471 struct mlx5_bsf_inl w_inl; 429 struct mlx5_bsf_inl w_inl;
472 struct mlx5_bsf_inl m_inl; 430 struct mlx5_bsf_inl m_inl;
473 }; 431 };
474 432
475 struct mlx5_mtt { 433 struct mlx5_mtt {
476 __be64 ptag; 434 __be64 ptag;
477 }; 435 };
478 436
479 struct mlx5_klm { 437 struct mlx5_klm {
480 __be32 bcount; 438 __be32 bcount;
481 __be32 key; 439 __be32 key;
482 __be64 va; 440 __be64 va;
483 }; 441 };
484 442
485 struct mlx5_ksm { <<
486 __be32 reserved; <<
487 __be32 key; <<
488 __be64 va; <<
489 }; <<
490 <<
491 struct mlx5_stride_block_entry { 443 struct mlx5_stride_block_entry {
492 __be16 stride; 444 __be16 stride;
493 __be16 bcount; 445 __be16 bcount;
494 __be32 key; 446 __be32 key;
495 __be64 va; 447 __be64 va;
496 }; 448 };
497 449
498 struct mlx5_stride_block_ctrl_seg { 450 struct mlx5_stride_block_ctrl_seg {
499 __be32 bcount_per_cycle; 451 __be32 bcount_per_cycle;
500 __be32 op; 452 __be32 op;
501 __be32 repeat_count; 453 __be32 repeat_count;
502 u16 rsvd; 454 u16 rsvd;
503 __be16 num_entries; 455 __be16 num_entries;
504 }; 456 };
505 457
506 struct mlx5_wqe_flow_update_ctrl_seg { <<
507 __be32 flow_idx_update; <<
508 __be32 dest_handle; <<
509 u8 reserved0[40]; <<
510 }; <<
511 <<
512 struct mlx5_wqe_header_modify_argument_update_ <<
513 u8 argument_list[64]; <<
514 }; <<
515 <<
516 struct mlx5_core_qp { 458 struct mlx5_core_qp {
517 struct mlx5_core_rsc_common common 459 struct mlx5_core_rsc_common common; /* must be first */
518 void (*event) (struct mlx5_c 460 void (*event) (struct mlx5_core_qp *, int);
519 int qpn; 461 int qpn;
520 struct mlx5_rsc_debug *dbg; 462 struct mlx5_rsc_debug *dbg;
521 int pid; 463 int pid;
522 u16 uid; <<
523 }; 464 };
524 465
525 struct mlx5_core_dct { !! 466 struct mlx5_qp_path {
526 struct mlx5_core_qp mqp; !! 467 u8 fl_free_ar;
527 struct completion drained; !! 468 u8 rsvd3;
>> 469 __be16 pkey_index;
>> 470 u8 rsvd0;
>> 471 u8 grh_mlid;
>> 472 __be16 rlid;
>> 473 u8 ackto_lt;
>> 474 u8 mgid_index;
>> 475 u8 static_rate;
>> 476 u8 hop_limit;
>> 477 __be32 tclass_flowlabel;
>> 478 union {
>> 479 u8 rgid[16];
>> 480 u8 rip[16];
>> 481 };
>> 482 u8 f_dscp_ecn_prio;
>> 483 u8 ecn_dscp;
>> 484 __be16 udp_sport;
>> 485 u8 dci_cfi_prio_sl;
>> 486 u8 port;
>> 487 u8 rmac[6];
528 }; 488 };
529 489
>> 490 /* FIXME: use mlx5_ifc.h qpc */
>> 491 struct mlx5_qp_context {
>> 492 __be32 flags;
>> 493 __be32 flags_pd;
>> 494 u8 mtu_msgmax;
>> 495 u8 rq_size_stride;
>> 496 __be16 sq_crq_size;
>> 497 __be32 qp_counter_set_usr_page;
>> 498 __be32 wire_qpn;
>> 499 __be32 log_pg_sz_remote_qpn;
>> 500 struct mlx5_qp_path pri_path;
>> 501 struct mlx5_qp_path alt_path;
>> 502 __be32 params1;
>> 503 u8 reserved2[4];
>> 504 __be32 next_send_psn;
>> 505 __be32 cqn_send;
>> 506 __be32 deth_sqpn;
>> 507 u8 reserved3[4];
>> 508 __be32 last_acked_psn;
>> 509 __be32 ssn;
>> 510 __be32 params2;
>> 511 __be32 rnr_nextrecvpsn;
>> 512 __be32 xrcd;
>> 513 __be32 cqn_recv;
>> 514 __be64 db_rec_addr;
>> 515 __be32 qkey;
>> 516 __be32 rq_type_srqn;
>> 517 __be32 rmsn;
>> 518 __be16 hw_sq_wqe_counter;
>> 519 __be16 sw_sq_wqe_counter;
>> 520 __be16 hw_rcyclic_byte_counter;
>> 521 __be16 hw_rq_counter;
>> 522 __be16 sw_rcyclic_byte_counter;
>> 523 __be16 sw_rq_counter;
>> 524 u8 rsvd0[5];
>> 525 u8 cgs;
>> 526 u8 cs_req;
>> 527 u8 cs_res;
>> 528 __be64 dc_access_key;
>> 529 u8 rsvd1[24];
>> 530 };
>> 531
>> 532 static inline struct mlx5_core_qp *__mlx5_qp_lookup(struct mlx5_core_dev *dev, u32 qpn)
>> 533 {
>> 534 return radix_tree_lookup(&dev->priv.qp_table.tree, qpn);
>> 535 }
>> 536
>> 537 static inline struct mlx5_core_mkey *__mlx5_mr_lookup(struct mlx5_core_dev *dev, u32 key)
>> 538 {
>> 539 return radix_tree_lookup(&dev->priv.mkey_table.tree, key);
>> 540 }
>> 541
>> 542 int mlx5_core_create_qp(struct mlx5_core_dev *dev,
>> 543 struct mlx5_core_qp *qp,
>> 544 u32 *in,
>> 545 int inlen);
>> 546 int mlx5_core_qp_modify(struct mlx5_core_dev *dev, u16 opcode,
>> 547 u32 opt_param_mask, void *qpc,
>> 548 struct mlx5_core_qp *qp);
>> 549 int mlx5_core_destroy_qp(struct mlx5_core_dev *dev,
>> 550 struct mlx5_core_qp *qp);
>> 551 int mlx5_core_qp_query(struct mlx5_core_dev *dev, struct mlx5_core_qp *qp,
>> 552 u32 *out, int outlen);
>> 553
>> 554 int mlx5_core_xrcd_alloc(struct mlx5_core_dev *dev, u32 *xrcdn);
>> 555 int mlx5_core_xrcd_dealloc(struct mlx5_core_dev *dev, u32 xrcdn);
>> 556 void mlx5_init_qp_table(struct mlx5_core_dev *dev);
>> 557 void mlx5_cleanup_qp_table(struct mlx5_core_dev *dev);
530 int mlx5_debug_qp_add(struct mlx5_core_dev *de 558 int mlx5_debug_qp_add(struct mlx5_core_dev *dev, struct mlx5_core_qp *qp);
531 void mlx5_debug_qp_remove(struct mlx5_core_dev 559 void mlx5_debug_qp_remove(struct mlx5_core_dev *dev, struct mlx5_core_qp *qp);
>> 560 int mlx5_core_create_rq_tracked(struct mlx5_core_dev *dev, u32 *in, int inlen,
>> 561 struct mlx5_core_qp *rq);
>> 562 void mlx5_core_destroy_rq_tracked(struct mlx5_core_dev *dev,
>> 563 struct mlx5_core_qp *rq);
>> 564 int mlx5_core_create_sq_tracked(struct mlx5_core_dev *dev, u32 *in, int inlen,
>> 565 struct mlx5_core_qp *sq);
>> 566 void mlx5_core_destroy_sq_tracked(struct mlx5_core_dev *dev,
>> 567 struct mlx5_core_qp *sq);
>> 568 int mlx5_core_alloc_q_counter(struct mlx5_core_dev *dev, u16 *counter_id);
>> 569 int mlx5_core_dealloc_q_counter(struct mlx5_core_dev *dev, u16 counter_id);
>> 570 int mlx5_core_query_q_counter(struct mlx5_core_dev *dev, u16 counter_id,
>> 571 int reset, void *out, int out_size);
>> 572 int mlx5_core_query_out_of_buffer(struct mlx5_core_dev *dev, u16 counter_id,
>> 573 u32 *out_of_buffer);
532 574
533 static inline const char *mlx5_qp_type_str(int 575 static inline const char *mlx5_qp_type_str(int type)
534 { 576 {
535 switch (type) { 577 switch (type) {
536 case MLX5_QP_ST_RC: return "RC"; 578 case MLX5_QP_ST_RC: return "RC";
537 case MLX5_QP_ST_UC: return "C"; 579 case MLX5_QP_ST_UC: return "C";
538 case MLX5_QP_ST_UD: return "UD"; 580 case MLX5_QP_ST_UD: return "UD";
539 case MLX5_QP_ST_XRC: return "XRC"; 581 case MLX5_QP_ST_XRC: return "XRC";
540 case MLX5_QP_ST_MLX: return "MLX"; 582 case MLX5_QP_ST_MLX: return "MLX";
541 case MLX5_QP_ST_QP0: return "QP0"; 583 case MLX5_QP_ST_QP0: return "QP0";
542 case MLX5_QP_ST_QP1: return "QP1"; 584 case MLX5_QP_ST_QP1: return "QP1";
543 case MLX5_QP_ST_RAW_ETHERTYPE: return 585 case MLX5_QP_ST_RAW_ETHERTYPE: return "RAW_ETHERTYPE";
544 case MLX5_QP_ST_RAW_IPV6: return "RAW_ 586 case MLX5_QP_ST_RAW_IPV6: return "RAW_IPV6";
545 case MLX5_QP_ST_SNIFFER: return "SNIFF 587 case MLX5_QP_ST_SNIFFER: return "SNIFFER";
546 case MLX5_QP_ST_SYNC_UMR: return "SYNC 588 case MLX5_QP_ST_SYNC_UMR: return "SYNC_UMR";
547 case MLX5_QP_ST_PTP_1588: return "PTP_ 589 case MLX5_QP_ST_PTP_1588: return "PTP_1588";
548 case MLX5_QP_ST_REG_UMR: return "REG_U 590 case MLX5_QP_ST_REG_UMR: return "REG_UMR";
549 default: return "Invalid transport typ 591 default: return "Invalid transport type";
550 } 592 }
551 } 593 }
552 594
553 static inline const char *mlx5_qp_state_str(in 595 static inline const char *mlx5_qp_state_str(int state)
554 { 596 {
555 switch (state) { 597 switch (state) {
556 case MLX5_QP_STATE_RST: 598 case MLX5_QP_STATE_RST:
557 return "RST"; 599 return "RST";
558 case MLX5_QP_STATE_INIT: 600 case MLX5_QP_STATE_INIT:
559 return "INIT"; 601 return "INIT";
560 case MLX5_QP_STATE_RTR: 602 case MLX5_QP_STATE_RTR:
561 return "RTR"; 603 return "RTR";
562 case MLX5_QP_STATE_RTS: 604 case MLX5_QP_STATE_RTS:
563 return "RTS"; 605 return "RTS";
564 case MLX5_QP_STATE_SQER: 606 case MLX5_QP_STATE_SQER:
565 return "SQER"; 607 return "SQER";
566 case MLX5_QP_STATE_SQD: 608 case MLX5_QP_STATE_SQD:
567 return "SQD"; 609 return "SQD";
568 case MLX5_QP_STATE_ERR: 610 case MLX5_QP_STATE_ERR:
569 return "ERR"; 611 return "ERR";
570 case MLX5_QP_STATE_SQ_DRAINING: 612 case MLX5_QP_STATE_SQ_DRAINING:
571 return "SQ_DRAINING"; 613 return "SQ_DRAINING";
572 case MLX5_QP_STATE_SUSPENDED: 614 case MLX5_QP_STATE_SUSPENDED:
573 return "SUSPENDED"; 615 return "SUSPENDED";
574 default: return "Invalid QP state"; 616 default: return "Invalid QP state";
575 } 617 }
576 } <<
577 <<
578 static inline int mlx5_get_qp_default_ts(struc <<
579 { <<
580 u8 supported_ts_cap = mlx5_get_roce_st <<
581 MLX5_CAP_ROCE(de <<
582 MLX5_CAP_GEN(dev <<
583 <<
584 return supported_ts_cap ? MLX5_TIMESTA <<
585 MLX5_TIMESTAMP_FORMAT_FREE_RUNN <<
586 } 618 }
587 619
588 #endif /* MLX5_QP_H */ 620 #endif /* MLX5_QP_H */
589 621
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.