~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/soc/at91/sama7-ddr.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /include/soc/at91/sama7-ddr.h (Version linux-6.12-rc7) and /include/soc/at91/sama7-ddr.h (Version linux-5.3.18)


  1 /* SPDX-License-Identifier: GPL-2.0-only */         1 
  2 /*                                                
  3  * Microchip SAMA7 UDDR Controller and DDR3 PH    
  4  * and bit definitions.                           
  5  *                                                
  6  * Copyright (C) [2020] Microchip Technology I    
  7  *                                                
  8  * Author: Claudu Beznea <claudiu.beznea@micro    
  9  */                                               
 10                                                   
 11 #ifndef __SAMA7_DDR_H__                           
 12 #define __SAMA7_DDR_H__                           
 13                                                   
 14 /* DDR3PHY */                                     
 15 #define DDR3PHY_PIR                               
 16 #define DDR3PHY_PIR_DLLBYP                        
 17 #define         DDR3PHY_PIR_ITMSRST               
 18 #define DDR3PHY_PIR_DLLLOCK                       
 19 #define         DDR3PHY_PIR_DLLSRST               
 20 #define DDR3PHY_PIR_INIT                          
 21                                                   
 22 #define DDR3PHY_PGCR                              
 23 #define         DDR3PHY_PGCR_CKDV1                
 24 #define         DDR3PHY_PGCR_CKDV0                
 25                                                   
 26 #define DDR3PHY_PGSR                              
 27 #define         DDR3PHY_PGSR_IDONE                
 28                                                   
 29 #define DDR3PHY_ACDLLCR                           
 30 #define         DDR3PHY_ACDLLCR_DLLSRST           
 31                                                   
 32 #define DDR3PHY_ACIOCR                            
 33 #define         DDR3PHY_ACIOCR_CSPDD_CS0          
 34 #define         DDR3PHY_ACIOCR_CKPDD_CK0          
 35 #define         DDR3PHY_ACIORC_ACPDD              
 36                                                   
 37 #define DDR3PHY_DXCCR                             
 38 #define         DDR3PHY_DXCCR_DXPDR               
 39                                                   
 40 #define DDR3PHY_DSGCR                             
 41 #define         DDR3PHY_DSGCR_ODTPDD_ODT0         
 42                                                   
 43 #define DDR3PHY_ZQ0SR0                            
 44 #define DDR3PHY_ZQ0SR0_PDO_OFF                    
 45 #define DDR3PHY_ZQ0SR0_PUO_OFF                    
 46 #define DDR3PHY_ZQ0SR0_PDODT_OFF                  
 47 #define DDR3PHY_ZQ0SRO_PUODT_OFF                  
 48                                                   
 49 #define DDR3PHY_DX0DLLCR                          
 50 #define DDR3PHY_DX1DLLCR                          
 51 #define         DDR3PHY_DXDLLCR_DLLDIS            
 52                                                   
 53 /* UDDRC */                                       
 54 #define UDDRC_STAT                                
 55 #define         UDDRC_STAT_SELFREF_TYPE_DIS       
 56 #define         UDDRC_STAT_SELFREF_TYPE_PHY       
 57 #define         UDDRC_STAT_SELFREF_TYPE_SW        
 58 #define         UDDRC_STAT_SELFREF_TYPE_AUTO      
 59 #define         UDDRC_STAT_SELFREF_TYPE_MSK       
 60 #define         UDDRC_STAT_OPMODE_INIT            
 61 #define         UDDRC_STAT_OPMODE_NORMAL          
 62 #define         UDDRC_STAT_OPMODE_PWRDOWN         
 63 #define         UDDRC_STAT_OPMODE_SELF_REFRESH    
 64 #define         UDDRC_STAT_OPMODE_MSK             
 65                                                   
 66 #define UDDRC_PWRCTL                              
 67 #define         UDDRC_PWRCTL_SELFREF_EN           
 68 #define         UDDRC_PWRCTL_SELFREF_SW           
 69                                                   
 70 #define UDDRC_DFIMISC                             
 71 #define         UDDRC_DFIMISC_DFI_INIT_COMPLET    
 72                                                   
 73 #define UDDRC_SWCTRL                              
 74 #define         UDDRC_SWCTRL_SW_DONE              
 75                                                   
 76 #define UDDRC_SWSTAT                              
 77 #define         UDDRC_SWSTAT_SW_DONE_ACK          
 78                                                   
 79 #define UDDRC_PSTAT                               
 80 #define UDDRC_PSTAT_ALL_PORTS                     
 81                                                   
 82 #define UDDRC_PCTRL_0                             
 83 #define UDDRC_PCTRL_1                             
 84 #define UDDRC_PCTRL_2                             
 85 #define UDDRC_PCTRL_3                             
 86 #define UDDRC_PCTRL_4                             
 87                                                   
 88 #endif /* __SAMA7_DDR_H__ */                      
 89                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php