1 /* SPDX-License-Identifier: GPL-2.0-or-later * <<
2 #ifndef __SOUND_AK4114_H 1 #ifndef __SOUND_AK4114_H
3 #define __SOUND_AK4114_H 2 #define __SOUND_AK4114_H
4 3
5 /* 4 /*
6 * Routines for Asahi Kasei AK4114 5 * Routines for Asahi Kasei AK4114
7 * Copyright (c) by Jaroslav Kysela <perex@pe 6 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>,
>> 7 *
>> 8 *
>> 9 * This program is free software; you can redistribute it and/or modify
>> 10 * it under the terms of the GNU General Public License as published by
>> 11 * the Free Software Foundation; either version 2 of the License, or
>> 12 * (at your option) any later version.
>> 13 *
>> 14 * This program is distributed in the hope that it will be useful,
>> 15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> 16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
>> 17 * GNU General Public License for more details.
>> 18 *
>> 19 * You should have received a copy of the GNU General Public License
>> 20 * along with this program; if not, write to the Free Software
>> 21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
>> 22 *
8 */ 23 */
9 24
10 /* AK4114 registers */ 25 /* AK4114 registers */
11 #define AK4114_REG_PWRDN 0x00 /* pow 26 #define AK4114_REG_PWRDN 0x00 /* power down */
12 #define AK4114_REG_FORMAT 0x01 /* for 27 #define AK4114_REG_FORMAT 0x01 /* format control */
13 #define AK4114_REG_IO0 0x02 /* inp 28 #define AK4114_REG_IO0 0x02 /* input/output control */
14 #define AK4114_REG_IO1 0x03 /* inp 29 #define AK4114_REG_IO1 0x03 /* input/output control */
15 #define AK4114_REG_INT0_MASK 0x04 /* int 30 #define AK4114_REG_INT0_MASK 0x04 /* interrupt0 mask */
16 #define AK4114_REG_INT1_MASK 0x05 /* int 31 #define AK4114_REG_INT1_MASK 0x05 /* interrupt1 mask */
17 #define AK4114_REG_RCS0 0x06 /* rec 32 #define AK4114_REG_RCS0 0x06 /* receiver status 0 */
18 #define AK4114_REG_RCS1 0x07 /* rec 33 #define AK4114_REG_RCS1 0x07 /* receiver status 1 */
19 #define AK4114_REG_RXCSB0 0x08 /* RX 34 #define AK4114_REG_RXCSB0 0x08 /* RX channel status byte 0 */
20 #define AK4114_REG_RXCSB1 0x09 /* RX 35 #define AK4114_REG_RXCSB1 0x09 /* RX channel status byte 1 */
21 #define AK4114_REG_RXCSB2 0x0a /* RX 36 #define AK4114_REG_RXCSB2 0x0a /* RX channel status byte 2 */
22 #define AK4114_REG_RXCSB3 0x0b /* RX 37 #define AK4114_REG_RXCSB3 0x0b /* RX channel status byte 3 */
23 #define AK4114_REG_RXCSB4 0x0c /* RX 38 #define AK4114_REG_RXCSB4 0x0c /* RX channel status byte 4 */
24 #define AK4114_REG_TXCSB0 0x0d /* TX 39 #define AK4114_REG_TXCSB0 0x0d /* TX channel status byte 0 */
25 #define AK4114_REG_TXCSB1 0x0e /* TX 40 #define AK4114_REG_TXCSB1 0x0e /* TX channel status byte 1 */
26 #define AK4114_REG_TXCSB2 0x0f /* TX 41 #define AK4114_REG_TXCSB2 0x0f /* TX channel status byte 2 */
27 #define AK4114_REG_TXCSB3 0x10 /* TX 42 #define AK4114_REG_TXCSB3 0x10 /* TX channel status byte 3 */
28 #define AK4114_REG_TXCSB4 0x11 /* TX 43 #define AK4114_REG_TXCSB4 0x11 /* TX channel status byte 4 */
29 #define AK4114_REG_Pc0 0x12 /* bur 44 #define AK4114_REG_Pc0 0x12 /* burst preamble Pc byte 0 */
30 #define AK4114_REG_Pc1 0x13 /* bur 45 #define AK4114_REG_Pc1 0x13 /* burst preamble Pc byte 1 */
31 #define AK4114_REG_Pd0 0x14 /* bur 46 #define AK4114_REG_Pd0 0x14 /* burst preamble Pd byte 0 */
32 #define AK4114_REG_Pd1 0x15 /* bur 47 #define AK4114_REG_Pd1 0x15 /* burst preamble Pd byte 1 */
33 #define AK4114_REG_QSUB_ADDR 0x16 /* Q-s 48 #define AK4114_REG_QSUB_ADDR 0x16 /* Q-subcode address + control */
34 #define AK4114_REG_QSUB_TRACK 0x17 /* Q-s 49 #define AK4114_REG_QSUB_TRACK 0x17 /* Q-subcode track */
35 #define AK4114_REG_QSUB_INDEX 0x18 /* Q-s 50 #define AK4114_REG_QSUB_INDEX 0x18 /* Q-subcode index */
36 #define AK4114_REG_QSUB_MINUTE 0x19 /* Q-s 51 #define AK4114_REG_QSUB_MINUTE 0x19 /* Q-subcode minute */
37 #define AK4114_REG_QSUB_SECOND 0x1a /* Q-s 52 #define AK4114_REG_QSUB_SECOND 0x1a /* Q-subcode second */
38 #define AK4114_REG_QSUB_FRAME 0x1b /* Q-s 53 #define AK4114_REG_QSUB_FRAME 0x1b /* Q-subcode frame */
39 #define AK4114_REG_QSUB_ZERO 0x1c /* Q-s 54 #define AK4114_REG_QSUB_ZERO 0x1c /* Q-subcode zero */
40 #define AK4114_REG_QSUB_ABSMIN 0x1d /* Q-s 55 #define AK4114_REG_QSUB_ABSMIN 0x1d /* Q-subcode absolute minute */
41 #define AK4114_REG_QSUB_ABSSEC 0x1e /* Q-s 56 #define AK4114_REG_QSUB_ABSSEC 0x1e /* Q-subcode absolute second */
42 #define AK4114_REG_QSUB_ABSFRM 0x1f /* Q-s 57 #define AK4114_REG_QSUB_ABSFRM 0x1f /* Q-subcode absolute frame */
43 58
44 /* sizes */ 59 /* sizes */
45 #define AK4114_REG_RXCSB_SIZE ((AK4114_REG_R 60 #define AK4114_REG_RXCSB_SIZE ((AK4114_REG_RXCSB4-AK4114_REG_RXCSB0)+1)
46 #define AK4114_REG_TXCSB_SIZE ((AK4114_REG_T 61 #define AK4114_REG_TXCSB_SIZE ((AK4114_REG_TXCSB4-AK4114_REG_TXCSB0)+1)
47 #define AK4114_REG_QSUB_SIZE ((AK4114_REG_Q 62 #define AK4114_REG_QSUB_SIZE ((AK4114_REG_QSUB_ABSFRM-AK4114_REG_QSUB_ADDR)+1)
48 63
49 /* AK4117_REG_PWRDN bits */ 64 /* AK4117_REG_PWRDN bits */
50 #define AK4114_CS12 (1<<7) /* Cha 65 #define AK4114_CS12 (1<<7) /* Channel Status Select */
51 #define AK4114_BCU (1<<6) /* Blo 66 #define AK4114_BCU (1<<6) /* Block Start & C/U Output Mode */
52 #define AK4114_CM1 (1<<5) /* Mas 67 #define AK4114_CM1 (1<<5) /* Master Clock Operation Select */
53 #define AK4114_CM0 (1<<4) /* Mas 68 #define AK4114_CM0 (1<<4) /* Master Clock Operation Select */
54 #define AK4114_OCKS1 (1<<3) /* Mas 69 #define AK4114_OCKS1 (1<<3) /* Master Clock Frequency Select */
55 #define AK4114_OCKS0 (1<<2) /* Mas 70 #define AK4114_OCKS0 (1<<2) /* Master Clock Frequency Select */
56 #define AK4114_PWN (1<<1) /* 0 = 71 #define AK4114_PWN (1<<1) /* 0 = power down, 1 = normal operation */
57 #define AK4114_RST (1<<0) /* 0 = 72 #define AK4114_RST (1<<0) /* 0 = reset & initialize (except this register), 1 = normal operation */
58 73
59 /* AK4114_REQ_FORMAT bits */ 74 /* AK4114_REQ_FORMAT bits */
60 #define AK4114_MONO (1<<7) /* Dou 75 #define AK4114_MONO (1<<7) /* Double Sampling Frequency Mode: 0 = stereo, 1 = mono */
61 #define AK4114_DIF2 (1<<6) /* Aud 76 #define AK4114_DIF2 (1<<6) /* Audio Data Control */
62 #define AK4114_DIF1 (1<<5) /* Aud 77 #define AK4114_DIF1 (1<<5) /* Audio Data Control */
63 #define AK4114_DIF0 (1<<4) /* Aud 78 #define AK4114_DIF0 (1<<4) /* Audio Data Control */
64 #define AK4114_DIF_16R (0) 79 #define AK4114_DIF_16R (0) /* STDO: 16-bit, right justified */
65 #define AK4114_DIF_18R (AK4114_DIF0) 80 #define AK4114_DIF_18R (AK4114_DIF0) /* STDO: 18-bit, right justified */
66 #define AK4114_DIF_20R (AK4114_DIF1) 81 #define AK4114_DIF_20R (AK4114_DIF1) /* STDO: 20-bit, right justified */
67 #define AK4114_DIF_24R (AK4114_DIF1|A 82 #define AK4114_DIF_24R (AK4114_DIF1|AK4114_DIF0) /* STDO: 24-bit, right justified */
68 #define AK4114_DIF_24L (AK4114_DIF2) 83 #define AK4114_DIF_24L (AK4114_DIF2) /* STDO: 24-bit, left justified */
69 #define AK4114_DIF_24I2S (AK4114_DIF2|A 84 #define AK4114_DIF_24I2S (AK4114_DIF2|AK4114_DIF0) /* STDO: I2S */
70 #define AK4114_DIF_I24L (AK4114_DIF2|A 85 #define AK4114_DIF_I24L (AK4114_DIF2|AK4114_DIF1) /* STDO: 24-bit, left justified; LRCLK, BICK = Input */
71 #define AK4114_DIF_I24I2S (AK4114_DIF2|A 86 #define AK4114_DIF_I24I2S (AK4114_DIF2|AK4114_DIF1|AK4114_DIF0) /* STDO: I2S; LRCLK, BICK = Input */
72 #define AK4114_DEAU (1<<3) /* Dee 87 #define AK4114_DEAU (1<<3) /* Deemphasis Autodetect Enable (1 = enable) */
73 #define AK4114_DEM1 (1<<2) /* 32k 88 #define AK4114_DEM1 (1<<2) /* 32kHz-48kHz Deemphasis Control */
74 #define AK4114_DEM0 (1<<1) /* 32k 89 #define AK4114_DEM0 (1<<1) /* 32kHz-48kHz Deemphasis Control */
75 #define AK4114_DEM_44KHZ (0) 90 #define AK4114_DEM_44KHZ (0)
76 #define AK4114_DEM_48KHZ (AK4114_DEM1) 91 #define AK4114_DEM_48KHZ (AK4114_DEM1)
77 #define AK4114_DEM_32KHZ (AK4114_DEM0|A 92 #define AK4114_DEM_32KHZ (AK4114_DEM0|AK4114_DEM1)
78 #define AK4114_DEM_96KHZ (AK4114_DEM1) 93 #define AK4114_DEM_96KHZ (AK4114_DEM1) /* DFS must be set */
79 #define AK4114_DFS (1<<0) /* 96k 94 #define AK4114_DFS (1<<0) /* 96kHz Deemphasis Control */
80 95
81 /* AK4114_REG_IO0 */ 96 /* AK4114_REG_IO0 */
82 #define AK4114_TX1E (1<<7) /* TX1 97 #define AK4114_TX1E (1<<7) /* TX1 Output Enable (1 = enable) */
83 #define AK4114_OPS12 (1<<6) /* Out 98 #define AK4114_OPS12 (1<<6) /* Output Data Selector for TX1 pin */
84 #define AK4114_OPS11 (1<<5) /* Out 99 #define AK4114_OPS11 (1<<5) /* Output Data Selector for TX1 pin */
85 #define AK4114_OPS10 (1<<4) /* Out 100 #define AK4114_OPS10 (1<<4) /* Output Data Selector for TX1 pin */
86 #define AK4114_TX0E (1<<3) /* TX0 101 #define AK4114_TX0E (1<<3) /* TX0 Output Enable (1 = enable) */
87 #define AK4114_OPS02 (1<<2) /* Out 102 #define AK4114_OPS02 (1<<2) /* Output Data Selector for TX0 pin */
88 #define AK4114_OPS01 (1<<1) /* Out 103 #define AK4114_OPS01 (1<<1) /* Output Data Selector for TX0 pin */
89 #define AK4114_OPS00 (1<<0) /* Out 104 #define AK4114_OPS00 (1<<0) /* Output Data Selector for TX0 pin */
90 105
91 /* AK4114_REG_IO1 */ 106 /* AK4114_REG_IO1 */
92 #define AK4114_EFH1 (1<<7) /* Int 107 #define AK4114_EFH1 (1<<7) /* Interrupt 0 pin Hold */
93 #define AK4114_EFH0 (1<<6) /* Int 108 #define AK4114_EFH0 (1<<6) /* Interrupt 0 pin Hold */
94 #define AK4114_EFH_512 (0) 109 #define AK4114_EFH_512 (0)
95 #define AK4114_EFH_1024 (AK4114_EFH0) 110 #define AK4114_EFH_1024 (AK4114_EFH0)
96 #define AK4114_EFH_2048 (AK4114_EFH1) 111 #define AK4114_EFH_2048 (AK4114_EFH1)
97 #define AK4114_EFH_4096 (AK4114_EFH1|A 112 #define AK4114_EFH_4096 (AK4114_EFH1|AK4114_EFH0)
98 #define AK4114_UDIT (1<<5) /* U-b 113 #define AK4114_UDIT (1<<5) /* U-bit Control for DIT (0 = fixed '', 1 = recovered) */
99 #define AK4114_TLR (1<<4) /* Dou 114 #define AK4114_TLR (1<<4) /* Double Sampling Frequency Select for DIT (0 = L channel, 1 = R channel) */
100 #define AK4114_DIT (1<<3) /* TX1 115 #define AK4114_DIT (1<<3) /* TX1 out: 0 = Through Data (RX data), 1 = Transmit Data (DAUX data) */
101 #define AK4114_IPS2 (1<<2) /* Inp 116 #define AK4114_IPS2 (1<<2) /* Input Recovery Data Select */
102 #define AK4114_IPS1 (1<<1) /* Inp 117 #define AK4114_IPS1 (1<<1) /* Input Recovery Data Select */
103 #define AK4114_IPS0 (1<<0) /* Inp 118 #define AK4114_IPS0 (1<<0) /* Input Recovery Data Select */
104 #define AK4114_IPS(x) ((x)&7) 119 #define AK4114_IPS(x) ((x)&7)
105 120
106 /* AK4114_REG_INT0_MASK && AK4114_REG_INT1_MAS 121 /* AK4114_REG_INT0_MASK && AK4114_REG_INT1_MASK*/
107 #define AK4117_MQI (1<<7) /* mas 122 #define AK4117_MQI (1<<7) /* mask enable for QINT bit */
108 #define AK4117_MAT (1<<6) /* mas 123 #define AK4117_MAT (1<<6) /* mask enable for AUTO bit */
109 #define AK4117_MCI (1<<5) /* mas 124 #define AK4117_MCI (1<<5) /* mask enable for CINT bit */
110 #define AK4117_MUL (1<<4) /* mas 125 #define AK4117_MUL (1<<4) /* mask enable for UNLOCK bit */
111 #define AK4117_MDTS (1<<3) /* mas 126 #define AK4117_MDTS (1<<3) /* mask enable for DTSCD bit */
112 #define AK4117_MPE (1<<2) /* mas 127 #define AK4117_MPE (1<<2) /* mask enable for PEM bit */
113 #define AK4117_MAN (1<<1) /* mas 128 #define AK4117_MAN (1<<1) /* mask enable for AUDN bit */
114 #define AK4117_MPR (1<<0) /* mas 129 #define AK4117_MPR (1<<0) /* mask enable for PAR bit */
115 130
116 /* AK4114_REG_RCS0 */ 131 /* AK4114_REG_RCS0 */
117 #define AK4114_QINT (1<<7) /* Q-s 132 #define AK4114_QINT (1<<7) /* Q-subcode buffer interrupt, 0 = no change, 1 = changed */
118 #define AK4114_AUTO (1<<6) /* Non 133 #define AK4114_AUTO (1<<6) /* Non-PCM or DTS stream auto detection, 0 = no detect, 1 = detect */
119 #define AK4114_CINT (1<<5) /* cha 134 #define AK4114_CINT (1<<5) /* channel status buffer interrupt, 0 = no change, 1 = change */
120 #define AK4114_UNLCK (1<<4) /* PLL 135 #define AK4114_UNLCK (1<<4) /* PLL lock status, 0 = lock, 1 = unlock */
121 #define AK4114_DTSCD (1<<3) /* DTS 136 #define AK4114_DTSCD (1<<3) /* DTS-CD Detect, 0 = No detect, 1 = Detect */
122 #define AK4114_PEM (1<<2) /* Pre 137 #define AK4114_PEM (1<<2) /* Pre-emphasis Detect, 0 = OFF, 1 = ON */
123 #define AK4114_AUDION (1<<1) /* aud 138 #define AK4114_AUDION (1<<1) /* audio bit output, 0 = audio, 1 = non-audio */
124 #define AK4114_PAR (1<<0) /* par 139 #define AK4114_PAR (1<<0) /* parity error or biphase error status, 0 = no error, 1 = error */
125 140
126 /* AK4114_REG_RCS1 */ 141 /* AK4114_REG_RCS1 */
127 #define AK4114_FS3 (1<<7) /* sam 142 #define AK4114_FS3 (1<<7) /* sampling frequency detection */
128 #define AK4114_FS2 (1<<6) 143 #define AK4114_FS2 (1<<6)
129 #define AK4114_FS1 (1<<5) 144 #define AK4114_FS1 (1<<5)
130 #define AK4114_FS0 (1<<4) 145 #define AK4114_FS0 (1<<4)
131 #define AK4114_FS_44100HZ (0) 146 #define AK4114_FS_44100HZ (0)
132 #define AK4114_FS_48000HZ (AK4114_FS1) 147 #define AK4114_FS_48000HZ (AK4114_FS1)
133 #define AK4114_FS_32000HZ (AK4114_FS1|AK 148 #define AK4114_FS_32000HZ (AK4114_FS1|AK4114_FS0)
134 #define AK4114_FS_88200HZ (AK4114_FS3) 149 #define AK4114_FS_88200HZ (AK4114_FS3)
135 #define AK4114_FS_96000HZ (AK4114_FS3|AK 150 #define AK4114_FS_96000HZ (AK4114_FS3|AK4114_FS1)
136 #define AK4114_FS_176400HZ (AK4114_FS3|AK 151 #define AK4114_FS_176400HZ (AK4114_FS3|AK4114_FS2)
137 #define AK4114_FS_192000HZ (AK4114_FS3|AK 152 #define AK4114_FS_192000HZ (AK4114_FS3|AK4114_FS2|AK4114_FS1)
138 #define AK4114_V (1<<3) /* Val 153 #define AK4114_V (1<<3) /* Validity of Channel Status, 0 = Valid, 1 = Invalid */
139 #define AK4114_QCRC (1<<1) /* CRC 154 #define AK4114_QCRC (1<<1) /* CRC for Q-subcode, 0 = no error, 1 = error */
140 #define AK4114_CCRC (1<<0) /* CRC 155 #define AK4114_CCRC (1<<0) /* CRC for channel status, 0 = no error, 1 = error */
141 156
142 /* flags for snd_ak4114_check_rate_and_errors( 157 /* flags for snd_ak4114_check_rate_and_errors() */
143 #define AK4114_CHECK_NO_STAT (1<<0) /* no 158 #define AK4114_CHECK_NO_STAT (1<<0) /* no statistics */
144 #define AK4114_CHECK_NO_RATE (1<<1) /* no 159 #define AK4114_CHECK_NO_RATE (1<<1) /* no rate check */
145 160
146 #define AK4114_CONTROLS 15 161 #define AK4114_CONTROLS 15
147 162
148 typedef void (ak4114_write_t)(void *private_da 163 typedef void (ak4114_write_t)(void *private_data, unsigned char addr, unsigned char data);
149 typedef unsigned char (ak4114_read_t)(void *pr 164 typedef unsigned char (ak4114_read_t)(void *private_data, unsigned char addr);
150 165
151 enum { <<
152 AK4114_PARITY_ERRORS, <<
153 AK4114_V_BIT_ERRORS, <<
154 AK4114_QCRC_ERRORS, <<
155 AK4114_CCRC_ERRORS, <<
156 AK4114_NUM_ERRORS <<
157 }; <<
158 <<
159 struct ak4114 { 166 struct ak4114 {
160 struct snd_card *card; 167 struct snd_card *card;
161 ak4114_write_t * write; 168 ak4114_write_t * write;
162 ak4114_read_t * read; 169 ak4114_read_t * read;
163 void * private_data; 170 void * private_data;
164 atomic_t wq_processing; 171 atomic_t wq_processing;
165 struct mutex reinit_mutex; 172 struct mutex reinit_mutex;
166 spinlock_t lock; 173 spinlock_t lock;
167 unsigned char regmap[6]; 174 unsigned char regmap[6];
168 unsigned char txcsb[5]; 175 unsigned char txcsb[5];
169 struct snd_kcontrol *kctls[AK4114_CONT 176 struct snd_kcontrol *kctls[AK4114_CONTROLS];
170 struct snd_pcm_substream *playback_sub 177 struct snd_pcm_substream *playback_substream;
171 struct snd_pcm_substream *capture_subs 178 struct snd_pcm_substream *capture_substream;
172 unsigned long errors[AK4114_NUM_ERRORS !! 179 unsigned long parity_errors;
>> 180 unsigned long v_bit_errors;
>> 181 unsigned long qcrc_errors;
>> 182 unsigned long ccrc_errors;
173 unsigned char rcs0; 183 unsigned char rcs0;
174 unsigned char rcs1; 184 unsigned char rcs1;
175 struct delayed_work work; 185 struct delayed_work work;
176 unsigned int check_flags; 186 unsigned int check_flags;
177 void *change_callback_private; 187 void *change_callback_private;
178 void (*change_callback)(struct ak4114 188 void (*change_callback)(struct ak4114 *ak4114, unsigned char c0, unsigned char c1);
179 }; 189 };
180 190
181 int snd_ak4114_create(struct snd_card *card, 191 int snd_ak4114_create(struct snd_card *card,
182 ak4114_read_t *read, ak4 192 ak4114_read_t *read, ak4114_write_t *write,
183 const unsigned char pgm[ 193 const unsigned char pgm[6], const unsigned char txcsb[5],
184 void *private_data, stru 194 void *private_data, struct ak4114 **r_ak4114);
185 void snd_ak4114_reg_write(struct ak4114 *ak411 195 void snd_ak4114_reg_write(struct ak4114 *ak4114, unsigned char reg, unsigned char mask, unsigned char val);
186 void snd_ak4114_reinit(struct ak4114 *ak4114); 196 void snd_ak4114_reinit(struct ak4114 *ak4114);
187 int snd_ak4114_build(struct ak4114 *ak4114, 197 int snd_ak4114_build(struct ak4114 *ak4114,
188 struct snd_pcm_substream 198 struct snd_pcm_substream *playback_substream,
189 struct snd_pcm_substream 199 struct snd_pcm_substream *capture_substream);
190 int snd_ak4114_external_rate(struct ak4114 *ak 200 int snd_ak4114_external_rate(struct ak4114 *ak4114);
191 int snd_ak4114_check_rate_and_errors(struct ak 201 int snd_ak4114_check_rate_and_errors(struct ak4114 *ak4114, unsigned int flags);
192 202
193 #ifdef CONFIG_PM 203 #ifdef CONFIG_PM
194 void snd_ak4114_suspend(struct ak4114 *chip); 204 void snd_ak4114_suspend(struct ak4114 *chip);
195 void snd_ak4114_resume(struct ak4114 *chip); 205 void snd_ak4114_resume(struct ak4114 *chip);
196 #else 206 #else
197 static inline void snd_ak4114_suspend(struct a 207 static inline void snd_ak4114_suspend(struct ak4114 *chip) {}
198 static inline void snd_ak4114_resume(struct ak 208 static inline void snd_ak4114_resume(struct ak4114 *chip) {}
199 #endif 209 #endif
200 210
201 #endif /* __SOUND_AK4114_H */ 211 #endif /* __SOUND_AK4114_H */
202 212
203 213
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.