1 /* SPDX-License-Identifier: GPL-2.0-or-later * 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 /* 2 /*
3 * Universal Flash Storage Host controller dri 3 * Universal Flash Storage Host controller driver
4 * Copyright (C) 2011-2013 Samsung India Softw 4 * Copyright (C) 2011-2013 Samsung India Software Operations
5 * 5 *
6 * Authors: 6 * Authors:
7 * Santosh Yaraganavi <santosh.sy@samsung 7 * Santosh Yaraganavi <santosh.sy@samsung.com>
8 * Vinayak Holikatti <h.vinayak@samsung.c 8 * Vinayak Holikatti <h.vinayak@samsung.com>
9 */ 9 */
10 10
11 #ifndef _UFSHCI_H 11 #ifndef _UFSHCI_H
12 #define _UFSHCI_H 12 #define _UFSHCI_H
13 13
14 #include <linux/types.h> !! 14 #include <scsi/scsi_host.h>
15 #include <ufs/ufs.h> <<
16 15
17 enum { 16 enum {
18 TASK_REQ_UPIU_SIZE_DWORDS = 8, 17 TASK_REQ_UPIU_SIZE_DWORDS = 8,
19 TASK_RSP_UPIU_SIZE_DWORDS = 8, 18 TASK_RSP_UPIU_SIZE_DWORDS = 8,
20 ALIGNED_UPIU_SIZE = 512, 19 ALIGNED_UPIU_SIZE = 512,
21 }; 20 };
22 21
23 /* UFSHCI Registers */ 22 /* UFSHCI Registers */
24 enum { 23 enum {
25 REG_CONTROLLER_CAPABILITIES 24 REG_CONTROLLER_CAPABILITIES = 0x00,
26 REG_MCQCAP 25 REG_MCQCAP = 0x04,
27 REG_UFS_VERSION 26 REG_UFS_VERSION = 0x08,
28 REG_EXT_CONTROLLER_CAPABILITIES !! 27 REG_CONTROLLER_DEV_ID = 0x10,
29 REG_CONTROLLER_PID !! 28 REG_CONTROLLER_PROD_ID = 0x14,
30 REG_CONTROLLER_MID <<
31 REG_AUTO_HIBERNATE_IDLE_TIMER 29 REG_AUTO_HIBERNATE_IDLE_TIMER = 0x18,
32 REG_INTERRUPT_STATUS 30 REG_INTERRUPT_STATUS = 0x20,
33 REG_INTERRUPT_ENABLE 31 REG_INTERRUPT_ENABLE = 0x24,
34 REG_CONTROLLER_STATUS 32 REG_CONTROLLER_STATUS = 0x30,
35 REG_CONTROLLER_ENABLE 33 REG_CONTROLLER_ENABLE = 0x34,
36 REG_UIC_ERROR_CODE_PHY_ADAPTER_LAYER 34 REG_UIC_ERROR_CODE_PHY_ADAPTER_LAYER = 0x38,
37 REG_UIC_ERROR_CODE_DATA_LINK_LAYER 35 REG_UIC_ERROR_CODE_DATA_LINK_LAYER = 0x3C,
38 REG_UIC_ERROR_CODE_NETWORK_LAYER 36 REG_UIC_ERROR_CODE_NETWORK_LAYER = 0x40,
39 REG_UIC_ERROR_CODE_TRANSPORT_LAYER 37 REG_UIC_ERROR_CODE_TRANSPORT_LAYER = 0x44,
40 REG_UIC_ERROR_CODE_DME 38 REG_UIC_ERROR_CODE_DME = 0x48,
41 REG_UTP_TRANSFER_REQ_INT_AGG_CONTROL 39 REG_UTP_TRANSFER_REQ_INT_AGG_CONTROL = 0x4C,
42 REG_UTP_TRANSFER_REQ_LIST_BASE_L 40 REG_UTP_TRANSFER_REQ_LIST_BASE_L = 0x50,
43 REG_UTP_TRANSFER_REQ_LIST_BASE_H 41 REG_UTP_TRANSFER_REQ_LIST_BASE_H = 0x54,
44 REG_UTP_TRANSFER_REQ_DOOR_BELL 42 REG_UTP_TRANSFER_REQ_DOOR_BELL = 0x58,
45 REG_UTP_TRANSFER_REQ_LIST_CLEAR 43 REG_UTP_TRANSFER_REQ_LIST_CLEAR = 0x5C,
46 REG_UTP_TRANSFER_REQ_LIST_RUN_STOP 44 REG_UTP_TRANSFER_REQ_LIST_RUN_STOP = 0x60,
47 REG_UTP_TASK_REQ_LIST_BASE_L 45 REG_UTP_TASK_REQ_LIST_BASE_L = 0x70,
48 REG_UTP_TASK_REQ_LIST_BASE_H 46 REG_UTP_TASK_REQ_LIST_BASE_H = 0x74,
49 REG_UTP_TASK_REQ_DOOR_BELL 47 REG_UTP_TASK_REQ_DOOR_BELL = 0x78,
50 REG_UTP_TASK_REQ_LIST_CLEAR 48 REG_UTP_TASK_REQ_LIST_CLEAR = 0x7C,
51 REG_UTP_TASK_REQ_LIST_RUN_STOP 49 REG_UTP_TASK_REQ_LIST_RUN_STOP = 0x80,
52 REG_UIC_COMMAND 50 REG_UIC_COMMAND = 0x90,
53 REG_UIC_COMMAND_ARG_1 51 REG_UIC_COMMAND_ARG_1 = 0x94,
54 REG_UIC_COMMAND_ARG_2 52 REG_UIC_COMMAND_ARG_2 = 0x98,
55 REG_UIC_COMMAND_ARG_3 53 REG_UIC_COMMAND_ARG_3 = 0x9C,
56 54
57 UFSHCI_REG_SPACE_SIZE 55 UFSHCI_REG_SPACE_SIZE = 0xA0,
58 56
59 REG_UFS_CCAP 57 REG_UFS_CCAP = 0x100,
60 REG_UFS_CRYPTOCAP 58 REG_UFS_CRYPTOCAP = 0x104,
61 59
62 REG_UFS_MEM_CFG 60 REG_UFS_MEM_CFG = 0x300,
63 REG_UFS_MCQ_CFG 61 REG_UFS_MCQ_CFG = 0x380,
64 REG_UFS_ESILBA 62 REG_UFS_ESILBA = 0x384,
65 REG_UFS_ESIUBA 63 REG_UFS_ESIUBA = 0x388,
66 UFSHCI_CRYPTO_REG_SPACE_SIZE 64 UFSHCI_CRYPTO_REG_SPACE_SIZE = 0x400,
67 }; 65 };
68 66
69 /* Controller capability masks */ 67 /* Controller capability masks */
70 enum { 68 enum {
71 MASK_TRANSFER_REQUESTS_SLOTS_SDB !! 69 MASK_TRANSFER_REQUESTS_SLOTS = 0x0000001F,
72 MASK_TRANSFER_REQUESTS_SLOTS_MCQ <<
73 MASK_NUMBER_OUTSTANDING_RTT <<
74 MASK_TASK_MANAGEMENT_REQUEST_SLOTS 70 MASK_TASK_MANAGEMENT_REQUEST_SLOTS = 0x00070000,
75 MASK_EHSLUTRD_SUPPORTED 71 MASK_EHSLUTRD_SUPPORTED = 0x00400000,
76 MASK_AUTO_HIBERN8_SUPPORT 72 MASK_AUTO_HIBERN8_SUPPORT = 0x00800000,
77 MASK_64_ADDRESSING_SUPPORT 73 MASK_64_ADDRESSING_SUPPORT = 0x01000000,
78 MASK_OUT_OF_ORDER_DATA_DELIVERY_SUPPOR 74 MASK_OUT_OF_ORDER_DATA_DELIVERY_SUPPORT = 0x02000000,
79 MASK_UIC_DME_TEST_MODE_SUPPORT 75 MASK_UIC_DME_TEST_MODE_SUPPORT = 0x04000000,
80 MASK_CRYPTO_SUPPORT 76 MASK_CRYPTO_SUPPORT = 0x10000000,
81 MASK_LSDB_SUPPORT <<
82 MASK_MCQ_SUPPORT 77 MASK_MCQ_SUPPORT = 0x40000000,
83 }; 78 };
84 79
85 /* MCQ capability mask */ 80 /* MCQ capability mask */
86 enum { 81 enum {
87 MASK_EXT_IID_SUPPORT = 0x00000400, 82 MASK_EXT_IID_SUPPORT = 0x00000400,
88 }; 83 };
89 84
90 enum { 85 enum {
91 REG_SQATTR = 0x0, 86 REG_SQATTR = 0x0,
92 REG_SQLBA = 0x4, 87 REG_SQLBA = 0x4,
93 REG_SQUBA = 0x8, 88 REG_SQUBA = 0x8,
94 REG_SQDAO = 0xC, 89 REG_SQDAO = 0xC,
95 REG_SQISAO = 0x10, 90 REG_SQISAO = 0x10,
96 91
97 REG_CQATTR = 0x20, 92 REG_CQATTR = 0x20,
98 REG_CQLBA = 0x24, 93 REG_CQLBA = 0x24,
99 REG_CQUBA = 0x28, 94 REG_CQUBA = 0x28,
100 REG_CQDAO = 0x2C, 95 REG_CQDAO = 0x2C,
101 REG_CQISAO = 0x30, 96 REG_CQISAO = 0x30,
102 }; 97 };
103 98
104 enum { 99 enum {
105 REG_SQHP = 0x0, 100 REG_SQHP = 0x0,
106 REG_SQTP = 0x4, 101 REG_SQTP = 0x4,
107 REG_SQRTC = 0x8, <<
108 REG_SQCTI = 0xC, <<
109 REG_SQRTS = 0x10, <<
110 }; 102 };
111 103
112 enum { 104 enum {
113 REG_CQHP = 0x0, 105 REG_CQHP = 0x0,
114 REG_CQTP = 0x4, 106 REG_CQTP = 0x4,
115 }; 107 };
116 108
117 enum { 109 enum {
118 REG_CQIS = 0x0, 110 REG_CQIS = 0x0,
119 REG_CQIE = 0x4, 111 REG_CQIE = 0x4,
120 }; 112 };
121 113
122 enum { <<
123 SQ_START = 0x0, <<
124 SQ_STOP = 0x1, <<
125 SQ_ICU = 0x2, <<
126 }; <<
127 <<
128 enum { <<
129 SQ_STS = 0x1, <<
130 SQ_CUS = 0x2, <<
131 }; <<
132 <<
133 #define SQ_ICU_ERR_CODE_MASK GENMAS <<
134 #define UFS_MASK(mask, offset) ((mask 114 #define UFS_MASK(mask, offset) ((mask) << (offset))
135 115
136 /* UFS Version 08h */ 116 /* UFS Version 08h */
137 #define MINOR_VERSION_NUM_MASK UFS_MA 117 #define MINOR_VERSION_NUM_MASK UFS_MASK(0xFFFF, 0)
138 #define MAJOR_VERSION_NUM_MASK UFS_MA 118 #define MAJOR_VERSION_NUM_MASK UFS_MASK(0xFFFF, 16)
139 119
140 #define UFSHCD_NUM_RESERVED 1 <<
141 /* 120 /*
142 * Controller UFSHCI version 121 * Controller UFSHCI version
143 * - 2.x and newer use the following scheme: 122 * - 2.x and newer use the following scheme:
144 * major << 8 + minor << 4 123 * major << 8 + minor << 4
145 * - 1.x has been converted to match this in 124 * - 1.x has been converted to match this in
146 * ufshcd_get_ufs_version() 125 * ufshcd_get_ufs_version()
147 */ 126 */
148 static inline u32 ufshci_version(u32 major, u3 127 static inline u32 ufshci_version(u32 major, u32 minor)
149 { 128 {
150 return (major << 8) + (minor << 4); 129 return (major << 8) + (minor << 4);
151 } 130 }
152 131
153 /* 132 /*
154 * HCDDID - Host Controller Identification Des 133 * HCDDID - Host Controller Identification Descriptor
155 * - Device ID and Device Class 10h 134 * - Device ID and Device Class 10h
156 */ 135 */
157 #define DEVICE_CLASS UFS_MASK(0xFFFF, 0) 136 #define DEVICE_CLASS UFS_MASK(0xFFFF, 0)
158 #define DEVICE_ID UFS_MASK(0xFF, 24) 137 #define DEVICE_ID UFS_MASK(0xFF, 24)
159 138
160 /* 139 /*
161 * HCPMID - Host Controller Identification Des 140 * HCPMID - Host Controller Identification Descriptor
162 * - Product/Manufacturer ID 14h 141 * - Product/Manufacturer ID 14h
163 */ 142 */
164 #define MANUFACTURE_ID_MASK UFS_MASK(0xFFF 143 #define MANUFACTURE_ID_MASK UFS_MASK(0xFFFF, 0)
165 #define PRODUCT_ID_MASK UFS_MASK(0xFFF 144 #define PRODUCT_ID_MASK UFS_MASK(0xFFFF, 16)
166 145
167 /* AHIT - Auto-Hibernate Idle Timer */ 146 /* AHIT - Auto-Hibernate Idle Timer */
168 #define UFSHCI_AHIBERN8_TIMER_MASK 147 #define UFSHCI_AHIBERN8_TIMER_MASK GENMASK(9, 0)
169 #define UFSHCI_AHIBERN8_SCALE_MASK 148 #define UFSHCI_AHIBERN8_SCALE_MASK GENMASK(12, 10)
170 #define UFSHCI_AHIBERN8_SCALE_FACTOR 149 #define UFSHCI_AHIBERN8_SCALE_FACTOR 10
171 #define UFSHCI_AHIBERN8_MAX 150 #define UFSHCI_AHIBERN8_MAX (1023 * 100000)
172 151
173 /* 152 /*
174 * IS - Interrupt Status - 20h 153 * IS - Interrupt Status - 20h
175 */ 154 */
176 #define UTP_TRANSFER_REQ_COMPL 155 #define UTP_TRANSFER_REQ_COMPL 0x1
177 #define UIC_DME_END_PT_RESET 156 #define UIC_DME_END_PT_RESET 0x2
178 #define UIC_ERROR 157 #define UIC_ERROR 0x4
179 #define UIC_TEST_MODE 158 #define UIC_TEST_MODE 0x8
180 #define UIC_POWER_MODE 159 #define UIC_POWER_MODE 0x10
181 #define UIC_HIBERNATE_EXIT 160 #define UIC_HIBERNATE_EXIT 0x20
182 #define UIC_HIBERNATE_ENTER 161 #define UIC_HIBERNATE_ENTER 0x40
183 #define UIC_LINK_LOST 162 #define UIC_LINK_LOST 0x80
184 #define UIC_LINK_STARTUP 163 #define UIC_LINK_STARTUP 0x100
185 #define UTP_TASK_REQ_COMPL 164 #define UTP_TASK_REQ_COMPL 0x200
186 #define UIC_COMMAND_COMPL 165 #define UIC_COMMAND_COMPL 0x400
187 #define DEVICE_FATAL_ERROR 166 #define DEVICE_FATAL_ERROR 0x800
188 #define CONTROLLER_FATAL_ERROR 167 #define CONTROLLER_FATAL_ERROR 0x10000
189 #define SYSTEM_BUS_FATAL_ERROR 168 #define SYSTEM_BUS_FATAL_ERROR 0x20000
190 #define CRYPTO_ENGINE_FATAL_ERROR 169 #define CRYPTO_ENGINE_FATAL_ERROR 0x40000
191 #define MCQ_CQ_EVENT_STATUS 170 #define MCQ_CQ_EVENT_STATUS 0x100000
192 171
193 #define UFSHCD_UIC_HIBERN8_MASK (UIC_HIBERNATE 172 #define UFSHCD_UIC_HIBERN8_MASK (UIC_HIBERNATE_ENTER |\
194 UIC_HIBERNATE_ 173 UIC_HIBERNATE_EXIT)
195 174
196 #define UFSHCD_UIC_PWR_MASK (UFSHCD_UIC_HI 175 #define UFSHCD_UIC_PWR_MASK (UFSHCD_UIC_HIBERN8_MASK |\
197 UIC_POWER_MODE 176 UIC_POWER_MODE)
198 177
199 #define UFSHCD_UIC_MASK (UIC_COMMAND_C 178 #define UFSHCD_UIC_MASK (UIC_COMMAND_COMPL | UFSHCD_UIC_PWR_MASK)
200 179
201 #define UFSHCD_ERROR_MASK (UIC_ERROR | I 180 #define UFSHCD_ERROR_MASK (UIC_ERROR | INT_FATAL_ERRORS)
202 181
203 #define INT_FATAL_ERRORS (DEVICE_FATAL_ 182 #define INT_FATAL_ERRORS (DEVICE_FATAL_ERROR |\
204 CONTROLLER_FAT 183 CONTROLLER_FATAL_ERROR |\
205 SYSTEM_BUS_FAT 184 SYSTEM_BUS_FATAL_ERROR |\
206 CRYPTO_ENGINE_ 185 CRYPTO_ENGINE_FATAL_ERROR |\
207 UIC_LINK_LOST) 186 UIC_LINK_LOST)
208 187
209 /* HCS - Host Controller Status 30h */ 188 /* HCS - Host Controller Status 30h */
210 #define DEVICE_PRESENT 189 #define DEVICE_PRESENT 0x1
211 #define UTP_TRANSFER_REQ_LIST_READY 190 #define UTP_TRANSFER_REQ_LIST_READY 0x2
212 #define UTP_TASK_REQ_LIST_READY 191 #define UTP_TASK_REQ_LIST_READY 0x4
213 #define UIC_COMMAND_READY 192 #define UIC_COMMAND_READY 0x8
214 #define HOST_ERROR_INDICATOR 193 #define HOST_ERROR_INDICATOR 0x10
215 #define DEVICE_ERROR_INDICATOR 194 #define DEVICE_ERROR_INDICATOR 0x20
216 #define UIC_POWER_MODE_CHANGE_REQ_STATUS_MASK 195 #define UIC_POWER_MODE_CHANGE_REQ_STATUS_MASK UFS_MASK(0x7, 8)
217 196
218 #define UFSHCD_STATUS_READY (UTP_TRANSFER_ 197 #define UFSHCD_STATUS_READY (UTP_TRANSFER_REQ_LIST_READY |\
219 UTP_TASK_REQ_L 198 UTP_TASK_REQ_LIST_READY |\
220 UIC_COMMAND_RE 199 UIC_COMMAND_READY)
221 200
222 enum { 201 enum {
223 PWR_OK = 0x0, 202 PWR_OK = 0x0,
224 PWR_LOCAL = 0x01, 203 PWR_LOCAL = 0x01,
225 PWR_REMOTE = 0x02, 204 PWR_REMOTE = 0x02,
226 PWR_BUSY = 0x03, 205 PWR_BUSY = 0x03,
227 PWR_ERROR_CAP = 0x04, 206 PWR_ERROR_CAP = 0x04,
228 PWR_FATAL_ERROR = 0x05, 207 PWR_FATAL_ERROR = 0x05,
229 }; 208 };
230 209
231 /* HCE - Host Controller Enable 34h */ 210 /* HCE - Host Controller Enable 34h */
232 #define CONTROLLER_ENABLE 0x1 211 #define CONTROLLER_ENABLE 0x1
233 #define CONTROLLER_DISABLE 0x0 212 #define CONTROLLER_DISABLE 0x0
234 #define CRYPTO_GENERAL_ENABLE 0x2 213 #define CRYPTO_GENERAL_ENABLE 0x2
235 214
236 /* UECPA - Host UIC Error Code PHY Adapter Lay 215 /* UECPA - Host UIC Error Code PHY Adapter Layer 38h */
237 #define UIC_PHY_ADAPTER_LAYER_ERROR 216 #define UIC_PHY_ADAPTER_LAYER_ERROR 0x80000000
238 #define UIC_PHY_ADAPTER_LAYER_ERROR_CODE_MASK 217 #define UIC_PHY_ADAPTER_LAYER_ERROR_CODE_MASK 0x1F
239 #define UIC_PHY_ADAPTER_LAYER_LANE_ERR_MASK 218 #define UIC_PHY_ADAPTER_LAYER_LANE_ERR_MASK 0xF
240 #define UIC_PHY_ADAPTER_LAYER_GENERIC_ERROR 219 #define UIC_PHY_ADAPTER_LAYER_GENERIC_ERROR 0x10
241 220
242 /* UECDL - Host UIC Error Code Data Link Layer 221 /* UECDL - Host UIC Error Code Data Link Layer 3Ch */
243 #define UIC_DATA_LINK_LAYER_ERROR 222 #define UIC_DATA_LINK_LAYER_ERROR 0x80000000
244 #define UIC_DATA_LINK_LAYER_ERROR_CODE_MASK 223 #define UIC_DATA_LINK_LAYER_ERROR_CODE_MASK 0xFFFF
245 #define UIC_DATA_LINK_LAYER_ERROR_TCX_REP_TIME 224 #define UIC_DATA_LINK_LAYER_ERROR_TCX_REP_TIMER_EXP 0x2
246 #define UIC_DATA_LINK_LAYER_ERROR_AFCX_REQ_TIM 225 #define UIC_DATA_LINK_LAYER_ERROR_AFCX_REQ_TIMER_EXP 0x4
247 #define UIC_DATA_LINK_LAYER_ERROR_FCX_PRO_TIME 226 #define UIC_DATA_LINK_LAYER_ERROR_FCX_PRO_TIMER_EXP 0x8
248 #define UIC_DATA_LINK_LAYER_ERROR_RX_BUF_OF 227 #define UIC_DATA_LINK_LAYER_ERROR_RX_BUF_OF 0x20
249 #define UIC_DATA_LINK_LAYER_ERROR_PA_INIT 228 #define UIC_DATA_LINK_LAYER_ERROR_PA_INIT 0x2000
250 #define UIC_DATA_LINK_LAYER_ERROR_NAC_RECEIVED 229 #define UIC_DATA_LINK_LAYER_ERROR_NAC_RECEIVED 0x0001
251 #define UIC_DATA_LINK_LAYER_ERROR_TCx_REPLAY_T 230 #define UIC_DATA_LINK_LAYER_ERROR_TCx_REPLAY_TIMEOUT 0x0002
252 231
253 /* UECN - Host UIC Error Code Network Layer 40 232 /* UECN - Host UIC Error Code Network Layer 40h */
254 #define UIC_NETWORK_LAYER_ERROR 233 #define UIC_NETWORK_LAYER_ERROR 0x80000000
255 #define UIC_NETWORK_LAYER_ERROR_CODE_MASK 234 #define UIC_NETWORK_LAYER_ERROR_CODE_MASK 0x7
256 #define UIC_NETWORK_UNSUPPORTED_HEADER_TYPE 235 #define UIC_NETWORK_UNSUPPORTED_HEADER_TYPE 0x1
257 #define UIC_NETWORK_BAD_DEVICEID_ENC 236 #define UIC_NETWORK_BAD_DEVICEID_ENC 0x2
258 #define UIC_NETWORK_LHDR_TRAP_PACKET_DROPPING 237 #define UIC_NETWORK_LHDR_TRAP_PACKET_DROPPING 0x4
259 238
260 /* UECT - Host UIC Error Code Transport Layer 239 /* UECT - Host UIC Error Code Transport Layer 44h */
261 #define UIC_TRANSPORT_LAYER_ERROR 240 #define UIC_TRANSPORT_LAYER_ERROR 0x80000000
262 #define UIC_TRANSPORT_LAYER_ERROR_CODE_MASK 241 #define UIC_TRANSPORT_LAYER_ERROR_CODE_MASK 0x7F
263 #define UIC_TRANSPORT_UNSUPPORTED_HEADER_TYPE 242 #define UIC_TRANSPORT_UNSUPPORTED_HEADER_TYPE 0x1
264 #define UIC_TRANSPORT_UNKNOWN_CPORTID 243 #define UIC_TRANSPORT_UNKNOWN_CPORTID 0x2
265 #define UIC_TRANSPORT_NO_CONNECTION_RX 244 #define UIC_TRANSPORT_NO_CONNECTION_RX 0x4
266 #define UIC_TRANSPORT_CONTROLLED_SEGMENT_DROPP 245 #define UIC_TRANSPORT_CONTROLLED_SEGMENT_DROPPING 0x8
267 #define UIC_TRANSPORT_BAD_TC 246 #define UIC_TRANSPORT_BAD_TC 0x10
268 #define UIC_TRANSPORT_E2E_CREDIT_OVERFOW 247 #define UIC_TRANSPORT_E2E_CREDIT_OVERFOW 0x20
269 #define UIC_TRANSPORT_SAFETY_VALUE_DROPPING 248 #define UIC_TRANSPORT_SAFETY_VALUE_DROPPING 0x40
270 249
271 /* UECDME - Host UIC Error Code DME 48h */ 250 /* UECDME - Host UIC Error Code DME 48h */
272 #define UIC_DME_ERROR 0x8000 251 #define UIC_DME_ERROR 0x80000000
273 #define UIC_DME_ERROR_CODE_MASK 0x1 252 #define UIC_DME_ERROR_CODE_MASK 0x1
274 253
275 /* UTRIACR - Interrupt Aggregation control reg 254 /* UTRIACR - Interrupt Aggregation control register - 0x4Ch */
276 #define INT_AGGR_TIMEOUT_VAL_MASK 255 #define INT_AGGR_TIMEOUT_VAL_MASK 0xFF
277 #define INT_AGGR_COUNTER_THRESHOLD_MASK 256 #define INT_AGGR_COUNTER_THRESHOLD_MASK UFS_MASK(0x1F, 8)
278 #define INT_AGGR_COUNTER_AND_TIMER_RESET 257 #define INT_AGGR_COUNTER_AND_TIMER_RESET 0x10000
279 #define INT_AGGR_STATUS_BIT 258 #define INT_AGGR_STATUS_BIT 0x100000
280 #define INT_AGGR_PARAM_WRITE 259 #define INT_AGGR_PARAM_WRITE 0x1000000
281 #define INT_AGGR_ENABLE 260 #define INT_AGGR_ENABLE 0x80000000
282 261
283 /* UTRLRSR - UTP Transfer Request Run-Stop Reg 262 /* UTRLRSR - UTP Transfer Request Run-Stop Register 60h */
284 #define UTP_TRANSFER_REQ_LIST_RUN_STOP_BIT 263 #define UTP_TRANSFER_REQ_LIST_RUN_STOP_BIT 0x1
285 264
286 /* UTMRLRSR - UTP Task Management Request Run- 265 /* UTMRLRSR - UTP Task Management Request Run-Stop Register 80h */
287 #define UTP_TASK_REQ_LIST_RUN_STOP_BIT 266 #define UTP_TASK_REQ_LIST_RUN_STOP_BIT 0x1
288 267
289 /* REG_UFS_MEM_CFG - Global Config Registers 3 <<
290 #define MCQ_MODE_SELECT BIT(0) <<
291 <<
292 /* CQISy - CQ y Interrupt Status Register */ 268 /* CQISy - CQ y Interrupt Status Register */
293 #define UFSHCD_MCQ_CQIS_TAIL_ENT_PUSH_STS 269 #define UFSHCD_MCQ_CQIS_TAIL_ENT_PUSH_STS 0x1
294 270
295 /* UICCMD - UIC Command */ 271 /* UICCMD - UIC Command */
296 #define COMMAND_OPCODE_MASK 0xFF 272 #define COMMAND_OPCODE_MASK 0xFF
297 #define GEN_SELECTOR_INDEX_MASK 0xFFFF 273 #define GEN_SELECTOR_INDEX_MASK 0xFFFF
298 274
299 #define MIB_ATTRIBUTE_MASK UFS_MA 275 #define MIB_ATTRIBUTE_MASK UFS_MASK(0xFFFF, 16)
300 #define RESET_LEVEL 0xFF 276 #define RESET_LEVEL 0xFF
301 277
302 #define ATTR_SET_TYPE_MASK UFS_MA 278 #define ATTR_SET_TYPE_MASK UFS_MASK(0xFF, 16)
303 #define CONFIG_RESULT_CODE_MASK 0xFF 279 #define CONFIG_RESULT_CODE_MASK 0xFF
304 #define GENERIC_ERROR_CODE_MASK 0xFF 280 #define GENERIC_ERROR_CODE_MASK 0xFF
305 281
306 /* GenSelectorIndex calculation macros for M-P 282 /* GenSelectorIndex calculation macros for M-PHY attributes */
307 #define UIC_ARG_MPHY_TX_GEN_SEL_INDEX(lane) (l 283 #define UIC_ARG_MPHY_TX_GEN_SEL_INDEX(lane) (lane)
308 #define UIC_ARG_MPHY_RX_GEN_SEL_INDEX(lane) (P 284 #define UIC_ARG_MPHY_RX_GEN_SEL_INDEX(lane) (PA_MAXDATALANES + (lane))
309 285
310 #define UIC_ARG_MIB_SEL(attr, sel) ((((at 286 #define UIC_ARG_MIB_SEL(attr, sel) ((((attr) & 0xFFFF) << 16) |\
311 ((sel 287 ((sel) & 0xFFFF))
312 #define UIC_ARG_MIB(attr) UIC_AR 288 #define UIC_ARG_MIB(attr) UIC_ARG_MIB_SEL(attr, 0)
313 #define UIC_ARG_ATTR_TYPE(t) (((t) 289 #define UIC_ARG_ATTR_TYPE(t) (((t) & 0xFF) << 16)
314 #define UIC_GET_ATTR_ID(v) (((v) 290 #define UIC_GET_ATTR_ID(v) (((v) >> 16) & 0xFFFF)
315 291
316 /* Link Status*/ 292 /* Link Status*/
317 enum link_status { 293 enum link_status {
318 UFSHCD_LINK_IS_DOWN = 1, 294 UFSHCD_LINK_IS_DOWN = 1,
319 UFSHCD_LINK_IS_UP = 2, 295 UFSHCD_LINK_IS_UP = 2,
320 }; 296 };
321 297
322 /* UIC Commands */ 298 /* UIC Commands */
323 enum uic_cmd_dme { 299 enum uic_cmd_dme {
324 UIC_CMD_DME_GET = 0x01 300 UIC_CMD_DME_GET = 0x01,
325 UIC_CMD_DME_SET = 0x02 301 UIC_CMD_DME_SET = 0x02,
326 UIC_CMD_DME_PEER_GET = 0x03 302 UIC_CMD_DME_PEER_GET = 0x03,
327 UIC_CMD_DME_PEER_SET = 0x04 303 UIC_CMD_DME_PEER_SET = 0x04,
328 UIC_CMD_DME_POWERON = 0x10 304 UIC_CMD_DME_POWERON = 0x10,
329 UIC_CMD_DME_POWEROFF = 0x11 305 UIC_CMD_DME_POWEROFF = 0x11,
330 UIC_CMD_DME_ENABLE = 0x12 306 UIC_CMD_DME_ENABLE = 0x12,
331 UIC_CMD_DME_RESET = 0x14 307 UIC_CMD_DME_RESET = 0x14,
332 UIC_CMD_DME_END_PT_RST = 0x15 308 UIC_CMD_DME_END_PT_RST = 0x15,
333 UIC_CMD_DME_LINK_STARTUP = 0x16 309 UIC_CMD_DME_LINK_STARTUP = 0x16,
334 UIC_CMD_DME_HIBER_ENTER = 0x17 310 UIC_CMD_DME_HIBER_ENTER = 0x17,
335 UIC_CMD_DME_HIBER_EXIT = 0x18 311 UIC_CMD_DME_HIBER_EXIT = 0x18,
336 UIC_CMD_DME_TEST_MODE = 0x1A 312 UIC_CMD_DME_TEST_MODE = 0x1A,
337 }; 313 };
338 314
339 /* UIC Config result code / Generic error code 315 /* UIC Config result code / Generic error code */
340 enum { 316 enum {
341 UIC_CMD_RESULT_SUCCESS 317 UIC_CMD_RESULT_SUCCESS = 0x00,
342 UIC_CMD_RESULT_INVALID_ATTR 318 UIC_CMD_RESULT_INVALID_ATTR = 0x01,
343 UIC_CMD_RESULT_FAILURE 319 UIC_CMD_RESULT_FAILURE = 0x01,
344 UIC_CMD_RESULT_INVALID_ATTR_VALUE 320 UIC_CMD_RESULT_INVALID_ATTR_VALUE = 0x02,
345 UIC_CMD_RESULT_READ_ONLY_ATTR 321 UIC_CMD_RESULT_READ_ONLY_ATTR = 0x03,
346 UIC_CMD_RESULT_WRITE_ONLY_ATTR 322 UIC_CMD_RESULT_WRITE_ONLY_ATTR = 0x04,
347 UIC_CMD_RESULT_BAD_INDEX 323 UIC_CMD_RESULT_BAD_INDEX = 0x05,
348 UIC_CMD_RESULT_LOCKED_ATTR 324 UIC_CMD_RESULT_LOCKED_ATTR = 0x06,
349 UIC_CMD_RESULT_BAD_TEST_FEATURE_INDEX 325 UIC_CMD_RESULT_BAD_TEST_FEATURE_INDEX = 0x07,
350 UIC_CMD_RESULT_PEER_COMM_FAILURE 326 UIC_CMD_RESULT_PEER_COMM_FAILURE = 0x08,
351 UIC_CMD_RESULT_BUSY 327 UIC_CMD_RESULT_BUSY = 0x09,
352 UIC_CMD_RESULT_DME_FAILURE 328 UIC_CMD_RESULT_DME_FAILURE = 0x0A,
353 }; 329 };
354 330
355 #define MASK_UIC_COMMAND_RESULT 331 #define MASK_UIC_COMMAND_RESULT 0xFF
356 332
357 #define INT_AGGR_COUNTER_THLD_VAL(c) (((c) 333 #define INT_AGGR_COUNTER_THLD_VAL(c) (((c) & 0x1F) << 8)
358 #define INT_AGGR_TIMEOUT_VAL(t) (((t) 334 #define INT_AGGR_TIMEOUT_VAL(t) (((t) & 0xFF) << 0)
359 335
360 /* Interrupt disable masks */ 336 /* Interrupt disable masks */
361 enum { 337 enum {
>> 338 /* Interrupt disable mask for UFSHCI v1.0 */
>> 339 INTERRUPT_MASK_ALL_VER_10 = 0x30FFF,
>> 340 INTERRUPT_MASK_RW_VER_10 = 0x30000,
>> 341
362 /* Interrupt disable mask for UFSHCI v 342 /* Interrupt disable mask for UFSHCI v1.1 */
363 INTERRUPT_MASK_ALL_VER_11 = 0x31 !! 343 INTERRUPT_MASK_ALL_VER_11 = 0x31FFF,
364 344
365 /* Interrupt disable mask for UFSHCI v 345 /* Interrupt disable mask for UFSHCI v2.1 */
366 INTERRUPT_MASK_ALL_VER_21 = 0x71 346 INTERRUPT_MASK_ALL_VER_21 = 0x71FFF,
367 }; 347 };
368 348
369 /* CCAP - Crypto Capability 100h */ 349 /* CCAP - Crypto Capability 100h */
370 union ufs_crypto_capabilities { 350 union ufs_crypto_capabilities {
371 __le32 reg_val; 351 __le32 reg_val;
372 struct { 352 struct {
373 u8 num_crypto_cap; 353 u8 num_crypto_cap;
374 u8 config_count; 354 u8 config_count;
375 u8 reserved; 355 u8 reserved;
376 u8 config_array_ptr; 356 u8 config_array_ptr;
377 }; 357 };
378 }; 358 };
379 359
380 enum ufs_crypto_key_size { 360 enum ufs_crypto_key_size {
381 UFS_CRYPTO_KEY_SIZE_INVALID = 0x0, 361 UFS_CRYPTO_KEY_SIZE_INVALID = 0x0,
382 UFS_CRYPTO_KEY_SIZE_128 = 0x1, 362 UFS_CRYPTO_KEY_SIZE_128 = 0x1,
383 UFS_CRYPTO_KEY_SIZE_192 = 0x2, 363 UFS_CRYPTO_KEY_SIZE_192 = 0x2,
384 UFS_CRYPTO_KEY_SIZE_256 = 0x3, 364 UFS_CRYPTO_KEY_SIZE_256 = 0x3,
385 UFS_CRYPTO_KEY_SIZE_512 = 0x4, 365 UFS_CRYPTO_KEY_SIZE_512 = 0x4,
386 }; 366 };
387 367
388 enum ufs_crypto_alg { 368 enum ufs_crypto_alg {
389 UFS_CRYPTO_ALG_AES_XTS 369 UFS_CRYPTO_ALG_AES_XTS = 0x0,
390 UFS_CRYPTO_ALG_BITLOCKER_AES_CBC 370 UFS_CRYPTO_ALG_BITLOCKER_AES_CBC = 0x1,
391 UFS_CRYPTO_ALG_AES_ECB 371 UFS_CRYPTO_ALG_AES_ECB = 0x2,
392 UFS_CRYPTO_ALG_ESSIV_AES_CBC 372 UFS_CRYPTO_ALG_ESSIV_AES_CBC = 0x3,
393 }; 373 };
394 374
395 /* x-CRYPTOCAP - Crypto Capability X */ 375 /* x-CRYPTOCAP - Crypto Capability X */
396 union ufs_crypto_cap_entry { 376 union ufs_crypto_cap_entry {
397 __le32 reg_val; 377 __le32 reg_val;
398 struct { 378 struct {
399 u8 algorithm_id; 379 u8 algorithm_id;
400 u8 sdus_mask; /* Supported dat 380 u8 sdus_mask; /* Supported data unit size mask */
401 u8 key_size; 381 u8 key_size;
402 u8 reserved; 382 u8 reserved;
403 }; 383 };
404 }; 384 };
405 385
406 #define UFS_CRYPTO_CONFIGURATION_ENABLE (1 << 386 #define UFS_CRYPTO_CONFIGURATION_ENABLE (1 << 7)
407 #define UFS_CRYPTO_KEY_MAX_SIZE 64 387 #define UFS_CRYPTO_KEY_MAX_SIZE 64
408 /* x-CRYPTOCFG - Crypto Configuration X */ 388 /* x-CRYPTOCFG - Crypto Configuration X */
409 union ufs_crypto_cfg_entry { 389 union ufs_crypto_cfg_entry {
410 __le32 reg_val[32]; 390 __le32 reg_val[32];
411 struct { 391 struct {
412 u8 crypto_key[UFS_CRYPTO_KEY_M 392 u8 crypto_key[UFS_CRYPTO_KEY_MAX_SIZE];
413 u8 data_unit_size; 393 u8 data_unit_size;
414 u8 crypto_cap_idx; 394 u8 crypto_cap_idx;
415 u8 reserved_1; 395 u8 reserved_1;
416 u8 config_enable; 396 u8 config_enable;
417 u8 reserved_multi_host; 397 u8 reserved_multi_host;
418 u8 reserved_2; 398 u8 reserved_2;
419 u8 vsb[2]; 399 u8 vsb[2];
420 u8 reserved_3[56]; 400 u8 reserved_3[56];
421 }; 401 };
422 }; 402 };
423 403
424 /* 404 /*
425 * Request Descriptor Definitions 405 * Request Descriptor Definitions
426 */ 406 */
427 407
>> 408 /* Transfer request command type */
>> 409 enum {
>> 410 UTP_CMD_TYPE_SCSI = 0x0,
>> 411 UTP_CMD_TYPE_UFS = 0x1,
>> 412 UTP_CMD_TYPE_DEV_MANAGE = 0x2,
>> 413 };
>> 414
428 /* To accommodate UFS2.0 required Command type 415 /* To accommodate UFS2.0 required Command type */
429 enum { 416 enum {
430 UTP_CMD_TYPE_UFS_STORAGE = 0x1, 417 UTP_CMD_TYPE_UFS_STORAGE = 0x1,
431 }; 418 };
432 419
433 enum { 420 enum {
434 UTP_SCSI_COMMAND = 0x00 421 UTP_SCSI_COMMAND = 0x00000000,
435 UTP_NATIVE_UFS_COMMAND = 0x10 422 UTP_NATIVE_UFS_COMMAND = 0x10000000,
436 UTP_DEVICE_MANAGEMENT_FUNCTION = 0x20 423 UTP_DEVICE_MANAGEMENT_FUNCTION = 0x20000000,
>> 424 UTP_REQ_DESC_INT_CMD = 0x01000000,
>> 425 UTP_REQ_DESC_CRYPTO_ENABLE_CMD = 0x00800000,
437 }; 426 };
438 427
439 /* UTP Transfer Request Data Direction (DD) */ 428 /* UTP Transfer Request Data Direction (DD) */
440 enum utp_data_direction { !! 429 enum {
441 UTP_NO_DATA_TRANSFER = 0, !! 430 UTP_NO_DATA_TRANSFER = 0x00000000,
442 UTP_HOST_TO_DEVICE = 1, !! 431 UTP_HOST_TO_DEVICE = 0x02000000,
443 UTP_DEVICE_TO_HOST = 2, !! 432 UTP_DEVICE_TO_HOST = 0x04000000,
444 }; 433 };
445 434
446 /* Overall command status values */ 435 /* Overall command status values */
447 enum utp_ocs { 436 enum utp_ocs {
448 OCS_SUCCESS = 0x0, 437 OCS_SUCCESS = 0x0,
449 OCS_INVALID_CMD_TABLE_ATTR = 0x1, 438 OCS_INVALID_CMD_TABLE_ATTR = 0x1,
450 OCS_INVALID_PRDT_ATTR = 0x2, 439 OCS_INVALID_PRDT_ATTR = 0x2,
451 OCS_MISMATCH_DATA_BUF_SIZE = 0x3, 440 OCS_MISMATCH_DATA_BUF_SIZE = 0x3,
452 OCS_MISMATCH_RESP_UPIU_SIZE = 0x4, 441 OCS_MISMATCH_RESP_UPIU_SIZE = 0x4,
453 OCS_PEER_COMM_FAILURE = 0x5, 442 OCS_PEER_COMM_FAILURE = 0x5,
454 OCS_ABORTED = 0x6, 443 OCS_ABORTED = 0x6,
455 OCS_FATAL_ERROR = 0x7, 444 OCS_FATAL_ERROR = 0x7,
456 OCS_DEVICE_FATAL_ERROR = 0x8, 445 OCS_DEVICE_FATAL_ERROR = 0x8,
457 OCS_INVALID_CRYPTO_CONFIG = 0x9, 446 OCS_INVALID_CRYPTO_CONFIG = 0x9,
458 OCS_GENERAL_CRYPTO_ERROR = 0xA, 447 OCS_GENERAL_CRYPTO_ERROR = 0xA,
459 OCS_INVALID_COMMAND_STATUS = 0x0F 448 OCS_INVALID_COMMAND_STATUS = 0x0F,
460 }; 449 };
461 450
462 enum { 451 enum {
463 MASK_OCS = 0x0F 452 MASK_OCS = 0x0F,
464 }; 453 };
465 454
466 /* The maximum length of the data byte count f 455 /* The maximum length of the data byte count field in the PRDT is 256KB */
467 #define PRDT_DATA_BYTE_COUNT_MAX SZ_256 !! 456 #define PRDT_DATA_BYTE_COUNT_MAX (256 * 1024)
468 /* The granularity of the data byte count fiel 457 /* The granularity of the data byte count field in the PRDT is 32-bit */
469 #define PRDT_DATA_BYTE_COUNT_PAD 4 458 #define PRDT_DATA_BYTE_COUNT_PAD 4
470 459
471 /** 460 /**
472 * struct ufshcd_sg_entry - UFSHCI PRD Entry 461 * struct ufshcd_sg_entry - UFSHCI PRD Entry
473 * @addr: Physical address; DW-0 and DW-1. 462 * @addr: Physical address; DW-0 and DW-1.
474 * @reserved: Reserved for future use DW-2 463 * @reserved: Reserved for future use DW-2
475 * @size: size of physical segment DW-3 464 * @size: size of physical segment DW-3
476 */ 465 */
477 struct ufshcd_sg_entry { 466 struct ufshcd_sg_entry {
478 __le64 addr; 467 __le64 addr;
479 __le32 reserved; 468 __le32 reserved;
480 __le32 size; 469 __le32 size;
481 /* 470 /*
482 * followed by variant-specific fields 471 * followed by variant-specific fields if
483 * CONFIG_SCSI_UFS_VARIABLE_SG_ENTRY_S 472 * CONFIG_SCSI_UFS_VARIABLE_SG_ENTRY_SIZE has been defined.
484 */ 473 */
485 }; 474 };
486 475
487 /** 476 /**
488 * struct utp_transfer_cmd_desc - UTP Command 477 * struct utp_transfer_cmd_desc - UTP Command Descriptor (UCD)
489 * @command_upiu: Command UPIU Frame address 478 * @command_upiu: Command UPIU Frame address
490 * @response_upiu: Response UPIU Frame address 479 * @response_upiu: Response UPIU Frame address
491 * @prd_table: Physical Region Descriptor: an 480 * @prd_table: Physical Region Descriptor: an array of SG_ALL struct
492 * ufshcd_sg_entry's. Variant-specific f 481 * ufshcd_sg_entry's. Variant-specific fields may be present after each.
493 */ 482 */
494 struct utp_transfer_cmd_desc { 483 struct utp_transfer_cmd_desc {
495 u8 command_upiu[ALIGNED_UPIU_SIZE]; 484 u8 command_upiu[ALIGNED_UPIU_SIZE];
496 u8 response_upiu[ALIGNED_UPIU_SIZE]; 485 u8 response_upiu[ALIGNED_UPIU_SIZE];
497 u8 prd_table[]; 486 u8 prd_table[];
498 }; 487 };
499 488
500 /** 489 /**
501 * struct request_desc_header - Descriptor Hea 490 * struct request_desc_header - Descriptor Header common to both UTRD and UTMRD
>> 491 * @dword0: Descriptor Header DW0
>> 492 * @dword1: Descriptor Header DW1
>> 493 * @dword2: Descriptor Header DW2
>> 494 * @dword3: Descriptor Header DW3
502 */ 495 */
503 struct request_desc_header { 496 struct request_desc_header {
504 u8 cci; !! 497 __le32 dword_0;
505 u8 ehs_length; !! 498 __le32 dword_1;
506 #if defined(__BIG_ENDIAN) !! 499 __le32 dword_2;
507 u8 enable_crypto:1; !! 500 __le32 dword_3;
508 u8 reserved2:7; <<
509 <<
510 u8 command_type:4; <<
511 u8 reserved1:1; <<
512 u8 data_direction:2; <<
513 u8 interrupt:1; <<
514 #elif defined(__LITTLE_ENDIAN) <<
515 u8 reserved2:7; <<
516 u8 enable_crypto:1; <<
517 <<
518 u8 interrupt:1; <<
519 u8 data_direction:2; <<
520 u8 reserved1:1; <<
521 u8 command_type:4; <<
522 #else <<
523 #error <<
524 #endif <<
525 <<
526 __le32 dunl; <<
527 u8 ocs; <<
528 u8 cds; <<
529 __le16 ldbc; <<
530 __le32 dunu; <<
531 }; 501 };
532 502
533 static_assert(sizeof(struct request_desc_heade <<
534 <<
535 /** 503 /**
536 * struct utp_transfer_req_desc - UTP Transfer 504 * struct utp_transfer_req_desc - UTP Transfer Request Descriptor (UTRD)
537 * @header: UTRD header DW-0 to DW-3 505 * @header: UTRD header DW-0 to DW-3
538 * @command_desc_base_addr: UCD base address D !! 506 * @command_desc_base_addr_lo: UCD base address low DW-4
>> 507 * @command_desc_base_addr_hi: UCD base address high DW-5
539 * @response_upiu_length: response UPIU length 508 * @response_upiu_length: response UPIU length DW-6
540 * @response_upiu_offset: response UPIU offset 509 * @response_upiu_offset: response UPIU offset DW-6
541 * @prd_table_length: Physical region descript 510 * @prd_table_length: Physical region descriptor length DW-7
542 * @prd_table_offset: Physical region descript 511 * @prd_table_offset: Physical region descriptor offset DW-7
543 */ 512 */
544 struct utp_transfer_req_desc { 513 struct utp_transfer_req_desc {
545 514
546 /* DW 0-3 */ 515 /* DW 0-3 */
547 struct request_desc_header header; 516 struct request_desc_header header;
548 517
549 /* DW 4-5*/ 518 /* DW 4-5*/
550 __le64 command_desc_base_addr; !! 519 __le32 command_desc_base_addr_lo;
>> 520 __le32 command_desc_base_addr_hi;
551 521
552 /* DW 6 */ 522 /* DW 6 */
553 __le16 response_upiu_length; 523 __le16 response_upiu_length;
554 __le16 response_upiu_offset; 524 __le16 response_upiu_offset;
555 525
556 /* DW 7 */ 526 /* DW 7 */
557 __le16 prd_table_length; 527 __le16 prd_table_length;
558 __le16 prd_table_offset; 528 __le16 prd_table_offset;
559 }; 529 };
560 530
561 /* MCQ Completion Queue Entry */ 531 /* MCQ Completion Queue Entry */
562 struct cq_entry { 532 struct cq_entry {
563 /* DW 0-1 */ 533 /* DW 0-1 */
564 __le64 command_desc_base_addr; 534 __le64 command_desc_base_addr;
565 535
566 /* DW 2 */ 536 /* DW 2 */
567 __le16 response_upiu_length; 537 __le16 response_upiu_length;
568 __le16 response_upiu_offset; 538 __le16 response_upiu_offset;
569 539
570 /* DW 3 */ 540 /* DW 3 */
571 __le16 prd_table_length; 541 __le16 prd_table_length;
572 __le16 prd_table_offset; 542 __le16 prd_table_offset;
573 543
574 /* DW 4 */ 544 /* DW 4 */
575 __le32 status; 545 __le32 status;
576 546
577 /* DW 5-7 */ 547 /* DW 5-7 */
578 __le32 reserved[3]; 548 __le32 reserved[3];
579 }; 549 };
580 550
581 static_assert(sizeof(struct cq_entry) == 32); 551 static_assert(sizeof(struct cq_entry) == 32);
582 552
583 /* 553 /*
584 * UTMRD structure. 554 * UTMRD structure.
585 */ 555 */
586 struct utp_task_req_desc { 556 struct utp_task_req_desc {
587 /* DW 0-3 */ 557 /* DW 0-3 */
588 struct request_desc_header header; 558 struct request_desc_header header;
589 559
590 /* DW 4-11 - Task request UPIU structu 560 /* DW 4-11 - Task request UPIU structure */
591 struct { 561 struct {
592 struct utp_upiu_header req_he 562 struct utp_upiu_header req_header;
593 __be32 input_ 563 __be32 input_param1;
594 __be32 input_ 564 __be32 input_param2;
595 __be32 input_ 565 __be32 input_param3;
596 __be32 __rese 566 __be32 __reserved1[2];
597 } upiu_req; 567 } upiu_req;
598 568
599 /* DW 12-19 - Task Management Response 569 /* DW 12-19 - Task Management Response UPIU structure */
600 struct { 570 struct {
601 struct utp_upiu_header rsp_he 571 struct utp_upiu_header rsp_header;
602 __be32 output 572 __be32 output_param1;
603 __be32 output 573 __be32 output_param2;
604 __be32 __rese 574 __be32 __reserved2[3];
605 } upiu_rsp; 575 } upiu_rsp;
606 }; 576 };
607 577
608 #endif /* End of Header */ 578 #endif /* End of Header */
609 579
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.