1 # SPDX-License-Identifier: GPL-2.0-only 1 # SPDX-License-Identifier: GPL-2.0-only
2 menu "IRQ subsystem" 2 menu "IRQ subsystem"
3 # Options selectable by the architecture code 3 # Options selectable by the architecture code
4 4
5 # Make sparse irq Kconfig switch below availab 5 # Make sparse irq Kconfig switch below available
6 config MAY_HAVE_SPARSE_IRQ 6 config MAY_HAVE_SPARSE_IRQ
7 bool 7 bool
8 8
9 # Legacy support, required for itanic 9 # Legacy support, required for itanic
10 config GENERIC_IRQ_LEGACY 10 config GENERIC_IRQ_LEGACY
11 bool 11 bool
12 12
13 # Enable the generic irq autoprobe mechanism 13 # Enable the generic irq autoprobe mechanism
14 config GENERIC_IRQ_PROBE 14 config GENERIC_IRQ_PROBE
15 bool 15 bool
16 16
17 # Use the generic /proc/interrupts implementat 17 # Use the generic /proc/interrupts implementation
18 config GENERIC_IRQ_SHOW 18 config GENERIC_IRQ_SHOW
19 bool 19 bool
20 20
21 # Print level/edge extra information 21 # Print level/edge extra information
22 config GENERIC_IRQ_SHOW_LEVEL 22 config GENERIC_IRQ_SHOW_LEVEL
23 bool 23 bool
24 24
25 # Supports effective affinity mask 25 # Supports effective affinity mask
26 config GENERIC_IRQ_EFFECTIVE_AFF_MASK 26 config GENERIC_IRQ_EFFECTIVE_AFF_MASK
27 depends on SMP 27 depends on SMP
28 bool 28 bool
29 29
30 # Support for delayed migration from interrupt 30 # Support for delayed migration from interrupt context
31 config GENERIC_PENDING_IRQ 31 config GENERIC_PENDING_IRQ
32 bool 32 bool
33 33
34 # Support for generic irq migrating off cpu be 34 # Support for generic irq migrating off cpu before the cpu is offline.
35 config GENERIC_IRQ_MIGRATION 35 config GENERIC_IRQ_MIGRATION
36 bool 36 bool
37 37
38 # Alpha specific irq affinity mechanism 38 # Alpha specific irq affinity mechanism
39 config AUTO_IRQ_AFFINITY 39 config AUTO_IRQ_AFFINITY
40 bool 40 bool
41 41
42 # Interrupt injection mechanism 42 # Interrupt injection mechanism
43 config GENERIC_IRQ_INJECTION 43 config GENERIC_IRQ_INJECTION
44 bool 44 bool
45 45
46 # Tasklet based software resend for pending in 46 # Tasklet based software resend for pending interrupts on enable_irq()
47 config HARDIRQS_SW_RESEND 47 config HARDIRQS_SW_RESEND
48 bool 48 bool
49 49
50 # Edge style eoi based handler (cell) 50 # Edge style eoi based handler (cell)
51 config IRQ_EDGE_EOI_HANDLER 51 config IRQ_EDGE_EOI_HANDLER
52 bool 52 bool
53 53
54 # Generic configurable interrupt chip implemen 54 # Generic configurable interrupt chip implementation
55 config GENERIC_IRQ_CHIP 55 config GENERIC_IRQ_CHIP
56 bool 56 bool
57 select IRQ_DOMAIN 57 select IRQ_DOMAIN
58 58
59 # Generic irq_domain hw <--> linux irq number 59 # Generic irq_domain hw <--> linux irq number translation
60 config IRQ_DOMAIN 60 config IRQ_DOMAIN
61 bool 61 bool
62 62
63 # Support for simulated interrupts 63 # Support for simulated interrupts
64 config IRQ_SIM 64 config IRQ_SIM
65 bool 65 bool
66 select IRQ_WORK 66 select IRQ_WORK
67 select IRQ_DOMAIN 67 select IRQ_DOMAIN
68 68
69 # Support for hierarchical irq domains 69 # Support for hierarchical irq domains
70 config IRQ_DOMAIN_HIERARCHY 70 config IRQ_DOMAIN_HIERARCHY
71 bool 71 bool
72 select IRQ_DOMAIN 72 select IRQ_DOMAIN
73 73
74 # Support for obsolete non-mapping irq domains 74 # Support for obsolete non-mapping irq domains
75 config IRQ_DOMAIN_NOMAP 75 config IRQ_DOMAIN_NOMAP
76 bool 76 bool
77 select IRQ_DOMAIN 77 select IRQ_DOMAIN
78 78
79 # Support for hierarchical fasteoi+edge and fa 79 # Support for hierarchical fasteoi+edge and fasteoi+level handlers
80 config IRQ_FASTEOI_HIERARCHY_HANDLERS 80 config IRQ_FASTEOI_HIERARCHY_HANDLERS
81 bool 81 bool
82 82
83 # Generic IRQ IPI support 83 # Generic IRQ IPI support
84 config GENERIC_IRQ_IPI 84 config GENERIC_IRQ_IPI
85 bool 85 bool
86 depends on SMP 86 depends on SMP
87 select IRQ_DOMAIN_HIERARCHY 87 select IRQ_DOMAIN_HIERARCHY
88 88
89 # Generic IRQ IPI Mux support 89 # Generic IRQ IPI Mux support
90 config GENERIC_IRQ_IPI_MUX 90 config GENERIC_IRQ_IPI_MUX
91 bool 91 bool
92 depends on SMP 92 depends on SMP
93 93
94 # Generic MSI hierarchical interrupt domain su 94 # Generic MSI hierarchical interrupt domain support
95 config GENERIC_MSI_IRQ 95 config GENERIC_MSI_IRQ
96 bool 96 bool
97 select IRQ_DOMAIN_HIERARCHY 97 select IRQ_DOMAIN_HIERARCHY
98 98
99 config IRQ_MSI_IOMMU 99 config IRQ_MSI_IOMMU
100 bool 100 bool
101 101
102 config IRQ_TIMINGS 102 config IRQ_TIMINGS
103 bool 103 bool
104 104
105 config GENERIC_IRQ_MATRIX_ALLOCATOR 105 config GENERIC_IRQ_MATRIX_ALLOCATOR
106 bool 106 bool
107 107
108 config GENERIC_IRQ_RESERVATION_MODE 108 config GENERIC_IRQ_RESERVATION_MODE
109 bool 109 bool
110 110
111 # Snapshot for interrupt statistics 111 # Snapshot for interrupt statistics
112 config GENERIC_IRQ_STAT_SNAPSHOT 112 config GENERIC_IRQ_STAT_SNAPSHOT
113 bool 113 bool
114 114
115 # Support forced irq threading 115 # Support forced irq threading
116 config IRQ_FORCED_THREADING 116 config IRQ_FORCED_THREADING
117 bool 117 bool
118 118
119 config SPARSE_IRQ 119 config SPARSE_IRQ
120 bool "Support sparse irq numbering" if 120 bool "Support sparse irq numbering" if MAY_HAVE_SPARSE_IRQ
121 help 121 help
122 122
123 Sparse irq numbering is useful for d 123 Sparse irq numbering is useful for distro kernels that want
124 to define a high CONFIG_NR_CPUS valu 124 to define a high CONFIG_NR_CPUS value but still want to have
125 low kernel memory footprint on small 125 low kernel memory footprint on smaller machines.
126 126
127 ( Sparse irqs can also be beneficial 127 ( Sparse irqs can also be beneficial on NUMA boxes, as they spread
128 out the interrupt descriptors in a 128 out the interrupt descriptors in a more NUMA-friendly way. )
129 129
130 If you don't know what to do here, s 130 If you don't know what to do here, say N.
131 131
132 config GENERIC_IRQ_DEBUGFS 132 config GENERIC_IRQ_DEBUGFS
133 bool "Expose irq internals in debugfs" 133 bool "Expose irq internals in debugfs"
134 depends on DEBUG_FS 134 depends on DEBUG_FS
135 select GENERIC_IRQ_INJECTION 135 select GENERIC_IRQ_INJECTION
136 default n 136 default n
137 help 137 help
138 138
139 Exposes internal state information t 139 Exposes internal state information through debugfs. Mostly for
140 developers and debugging of hard to 140 developers and debugging of hard to diagnose interrupt problems.
141 141
142 If you don't know what to do here, s 142 If you don't know what to do here, say N.
143 143
144 endmenu 144 endmenu
145 145
146 config GENERIC_IRQ_MULTI_HANDLER 146 config GENERIC_IRQ_MULTI_HANDLER
147 bool 147 bool
148 help 148 help
149 Allow to specify the low level IRQ h 149 Allow to specify the low level IRQ handler at run time.
150 150
151 # Cavium Octeon is the last system to use this 151 # Cavium Octeon is the last system to use this deprecated option
152 # Do not even think of enabling this on any ne 152 # Do not even think of enabling this on any new platform
153 config DEPRECATED_IRQ_CPU_ONOFFLINE 153 config DEPRECATED_IRQ_CPU_ONOFFLINE
154 bool 154 bool
155 depends on CAVIUM_OCTEON_SOC 155 depends on CAVIUM_OCTEON_SOC
156 default CAVIUM_OCTEON_SOC 156 default CAVIUM_OCTEON_SOC
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.