1 // SPDX-License-Identifier: GPL-2.0
2 #include "tegra20.dtsi"
3
4 /*
5 * Toradex Colibri T20 Module Device Tree
6 * Compatible for Revisions Colibri T20 256MB
7 * Colibri T20 256MB IT V1.2A; Colibri T20 512
8 * Colibri T20 512MB IT V1.2A
9 */
10 / {
11 memory@0 {
12 /*
13 * Set memory to 256 MB to be
14 * 256 or 512 MB module. It is
15 * to fix this up for 512 MB v
16 */
17 reg = <0x00000000 0x10000000>;
18 };
19
20 host1x@50000000 {
21 hdmi@54280000 {
22 nvidia,ddc-i2c-bus = <
23 nvidia,hpd-gpio =
24 <&gpio TEGRA_G
25 pll-supply = <®_1v8
26 vdd-supply = <®_3v3
27 };
28 };
29
30 gpio@6000d000 {
31 lan-reset-n-hog {
32 gpio-hog;
33 gpios = <TEGRA_GPIO(V,
34 output-high;
35 line-name = "LAN_RESET
36 };
37
38 /* Tri-stating GMI_WR_N on SOD
39 npwe-hog {
40 gpio-hog;
41 gpios = <TEGRA_GPIO(T,
42 output-high;
43 line-name = "Tri-state
44 };
45
46 /* Not tri-stating GMI_WR_N on
47 rdnwr-hog {
48 gpio-hog;
49 gpios = <TEGRA_GPIO(T,
50 output-low;
51 line-name = "Not tri-s
52 };
53 };
54
55 pinmux@70000014 {
56 pinctrl-names = "default";
57 pinctrl-0 = <&state_default>;
58
59 state_default: pinmux {
60 /* Analogue Audio AC97
61 audio-refclk {
62 nvidia,pins =
63 nvidia,functio
64 nvidia,pull =
65 nvidia,tristat
66 };
67 dap3 {
68 nvidia,pins =
69 nvidia,functio
70 nvidia,pull =
71 nvidia,tristat
72 };
73
74 /*
75 * AC97_RESET, ULPI_RE
76 * (All on-module), SO
77 */
78 gpio-uac {
79 nvidia,pins =
80 nvidia,functio
81 nvidia,pull =
82 nvidia,tristat
83 };
84
85 /*
86 * Buffer Enables for
87 * see GPIO hogging fu
88 */
89 gpio-pta {
90 nvidia,pins =
91 nvidia,functio
92 nvidia,pull =
93 nvidia,tristat
94 };
95
96 /*
97 * CLK_32K_OUT, CORE_P
98 * SYS_CLK_REQ (All on
99 */
100 pmc {
101 nvidia,pins =
102 nvidia,functio
103 nvidia,tristat
104 };
105
106 /*
107 * Colibri Address/Dat
108 * Note: spid and spie
109 */
110 gmi {
111 nvidia,pins =
112
113
114
115
116 nvidia,functio
117 nvidia,pull =
118 nvidia,tristat
119 };
120 /* Further pins may be
121 gmi-gpio1 {
122 nvidia,pins =
123 nvidia,functio
124 nvidia,tristat
125 };
126 gmi-gpio2 {
127 nvidia,pins =
128 nvidia,functio
129 nvidia,tristat
130 };
131
132 /* Colibri BL_ON */
133 bl-on {
134 nvidia,pins =
135 nvidia,functio
136 nvidia,pull =
137 nvidia,tristat
138 };
139
140 /* Colibri Backlight P
141 sdc {
142 nvidia,pins =
143 nvidia,functio
144 nvidia,tristat
145 };
146
147 /* Colibri DDC */
148 ddc {
149 nvidia,pins =
150 nvidia,functio
151 nvidia,pull =
152 nvidia,tristat
153 };
154
155 /*
156 * Colibri EXT_IO*
157 * Note: dtf optionall
158 */
159 ext-io {
160 nvidia,pins =
161 nvidia,functio
162 nvidia,pull =
163 nvidia,tristat
164 };
165
166 /*
167 * Colibri Ethernet (O
168 * ULPI EHCI instance
169 */
170 ulpi {
171 nvidia,pins =
172 nvidia,functio
173 nvidia,pull =
174 nvidia,tristat
175 };
176 ulpi-refclk {
177 nvidia,pins =
178 nvidia,functio
179 nvidia,pull =
180 nvidia,tristat
181 };
182
183 /* Colibri HOTPLUG_DET
184 hotplug-detect {
185 nvidia,pins =
186 nvidia,functio
187 nvidia,tristat
188 };
189
190 /* Colibri I2C */
191 i2c {
192 nvidia,pins =
193 nvidia,functio
194 nvidia,pull =
195 nvidia,tristat
196 };
197
198 /*
199 * Colibri L_BIAS, LCD
200 * today's display nee
201 */
202 lm1 {
203 nvidia,pins =
204 nvidia,functio
205 nvidia,tristat
206 };
207
208 /* Colibri LCD (L_* re
209 lcd {
210 nvidia,pins =
211
212
213
214
215
216 nvidia,functio
217 nvidia,tristat
218 };
219 /* Colibri LCD (Option
220 lcd-24 {
221 nvidia,pins =
222
223 nvidia,functio
224 nvidia,tristat
225 };
226
227 /* Colibri MMC */
228 mmc {
229 nvidia,pins =
230 nvidia,functio
231 nvidia,pull =
232 nvidia,tristat
233 };
234
235 /* Colibri MMCCD */
236 mmccd {
237 nvidia,pins =
238 nvidia,functio
239 nvidia,pull =
240 nvidia,tristat
241 };
242
243 /* Colibri MMC (Option
244 mmc-8bit {
245 nvidia,pins =
246 nvidia,functio
247 nvidia,pull =
248 nvidia,tristat
249 };
250
251 /*
252 * Colibri Parallel Ca
253 * pins multiplexed wi
254 * Note: dta used for
255 */
256 cif-mclk {
257 nvidia,pins =
258 nvidia,functio
259 nvidia,pull =
260 nvidia,tristat
261 };
262 cif {
263 nvidia,pins =
264 nvidia,functio
265 nvidia,pull =
266 nvidia,tristat
267 };
268
269 /* Colibri PWM<C>, PWM
270 sdb_sdd {
271 nvidia,pins =
272 nvidia,functio
273 nvidia,tristat
274 };
275
276 /* Colibri SSP */
277 ssp {
278 nvidia,pins =
279 nvidia,functio
280 nvidia,pull =
281 nvidia,tristat
282 };
283
284 /* Colibri UART-A */
285 uart-a {
286 nvidia,pins =
287 nvidia,functio
288 nvidia,pull =
289 nvidia,tristat
290 };
291 uart-a-dsr {
292 nvidia,pins =
293 nvidia,functio
294 nvidia,tristat
295 };
296 uart-a-dcd {
297 nvidia,pins =
298 nvidia,functio
299 nvidia,tristat
300 };
301
302 /* Colibri UART-B */
303 uart-b {
304 nvidia,pins =
305 nvidia,functio
306 nvidia,pull =
307 nvidia,tristat
308 };
309
310 /* Colibri UART-C */
311 uart-c {
312 nvidia,pins =
313 nvidia,functio
314 nvidia,pull =
315 nvidia,tristat
316 };
317
318 /* Colibri USB_CDET */
319 usb-cdet {
320 nvidia,pins =
321 nvidia,functio
322 nvidia,pull =
323 nvidia,tristat
324 };
325
326 /* Colibri USBH_OC */
327 usbh-oc {
328 nvidia,pins =
329 nvidia,functio
330 nvidia,pull =
331 nvidia,tristat
332 };
333
334 /* Colibri USBH_PEN */
335 usbh-pen {
336 nvidia,pins =
337 nvidia,functio
338 nvidia,pull =
339 nvidia,tristat
340 };
341
342 /* Colibri VGA not sup
343 vga {
344 nvidia,pins =
345 nvidia,functio
346 nvidia,pull =
347 nvidia,tristat
348 };
349
350 /* I2C3 (Optional) */
351 i2c3 {
352 nvidia,pins =
353 nvidia,functio
354 nvidia,pull =
355 nvidia,tristat
356 };
357
358 /* JTAG_RTCK */
359 jtag-rtck {
360 nvidia,pins =
361 nvidia,functio
362 nvidia,pull =
363 nvidia,tristat
364 };
365
366 /*
367 * LAN_RESET, LAN_EXT_
368 * (All On-module)
369 */
370 gpio-gpv {
371 nvidia,pins =
372 nvidia,functio
373 nvidia,pull =
374 nvidia,tristat
375 };
376
377 /*
378 * LAN_V_BUS, VDD_FAUL
379 * (All On-module); Co
380 */
381 gpio-dte {
382 nvidia,pins =
383 nvidia,functio
384 nvidia,pull =
385 nvidia,tristat
386 };
387
388 /* NAND (On-module) */
389 nand {
390 nvidia,pins =
391
392 nvidia,functio
393 nvidia,pull =
394 nvidia,tristat
395 };
396
397 /* Onewire (Optional)
398 owr {
399 nvidia,pins =
400 nvidia,functio
401 nvidia,pull =
402 nvidia,tristat
403 };
404
405 /* Power I2C (On-modul
406 i2cp {
407 nvidia,pins =
408 nvidia,functio
409 nvidia,pull =
410 nvidia,tristat
411 };
412
413 /* RESET_OUT */
414 reset-out {
415 nvidia,pins =
416 nvidia,functio
417 nvidia,pull =
418 nvidia,tristat
419 };
420
421 /*
422 * SPI1 (Optional)
423 * Note: spid and spie
424 * Bus (GMI)
425 */
426 spi1 {
427 nvidia,pins =
428 nvidia,functio
429 nvidia,pull =
430 nvidia,tristat
431 };
432
433 /*
434 * THERMD_ALERT# (On-m
435 * of LM95245 temperat
436 * disabling for now
437 */
438 lvp0 {
439 nvidia,pins =
440 nvidia,functio
441 nvidia,tristat
442 };
443 };
444 };
445
446 tegra_ac97: ac97@70002000 {
447 status = "okay";
448 nvidia,codec-reset-gpios =
449 <&gpio TEGRA_GPIO(V, 0
450 nvidia,codec-sync-gpios =
451 <&gpio TEGRA_GPIO(P, 0
452 };
453
454 serial@70006040 {
455 compatible = "nvidia,tegra20-h
456 reset-names = "serial";
457 /delete-property/ reg-shift;
458 };
459
460 serial@70006300 {
461 compatible = "nvidia,tegra20-h
462 reset-names = "serial";
463 /delete-property/ reg-shift;
464 };
465
466 nand-controller@70008000 {
467 status = "okay";
468
469 nand@0 {
470 reg = <0>;
471 #address-cells = <1>;
472 #size-cells = <1>;
473 nand-bus-width = <8>;
474 nand-on-flash-bbt;
475 nand-ecc-algo = "bch";
476 nand-is-boot-medium;
477 nand-ecc-maximize;
478 wp-gpios = <&gpio TEGR
479 };
480 };
481
482 /*
483 * GEN1_I2C: I2C_SDA/SCL on SODIMM pin
484 * board)
485 */
486 i2c@7000c000 {
487 clock-frequency = <400000>;
488 };
489
490 /* DDC_SCL/SDA on X3 pin 15/16 (e.g. d
491 hdmi_ddc: i2c@7000c400 {
492 clock-frequency = <10000>;
493 };
494
495 /* GEN2_I2C: unused */
496
497 /* CAM/GEN3_I2C: used as EXT_IO1/2 GPI
498
499 /* PWR_I2C: power I2C to PMIC and temp
500 i2c@7000d000 {
501 status = "okay";
502 clock-frequency = <100000>;
503
504 pmic@34 {
505 compatible = "ti,tps65
506 reg = <0x34>;
507 interrupts = <GIC_SPI
508 ti,system-power-contro
509 #gpio-cells = <2>;
510 gpio-controller;
511 sys-supply = <®_mod
512 vin-sm0-supply = <®
513 vin-sm1-supply = <®
514 vin-sm2-supply = <®
515 vinldo01-supply = <&re
516 vinldo23-supply = <&re
517 vinldo4-supply = <®
518 vinldo678-supply = <&r
519 vinldo9-supply = <®
520
521 regulators {
522 reg_3v3_vsys:
523 regula
524 regula
525 };
526
527 vdd_core: sm0
528 regula
529 regula
530 regula
531 regula
532 };
533
534 sm1 {
535 regula
536 regula
537 regula
538 regula
539 };
540
541 reg_1v8_vdd_dd
542 regula
543 regula
544 regula
545 regula
546 };
547
548 /* LDO0 is not
549
550 /*
551 * +3.3V_ENABL
552 * AVDD_AUDIO_
553 * see also +3
554 */
555 ldo1 {
556 regula
557 regula
558 regula
559 regula
560 };
561
562 ldo2 {
563 regula
564 regula
565 regula
566 };
567
568 /* LDO3 is not
569
570 ldo4 {
571 regula
572 regula
573 regula
574 regula
575 };
576
577 /* Switched vi
578 ldo5 {
579 regula
580 regula
581 regula
582 regula
583 };
584
585 ldo6 {
586 regula
587 regula
588 regula
589 };
590
591 reg_3v3_avdd_h
592 regula
593 regula
594 regula
595 };
596
597 reg_1v8_avdd_h
598 regula
599 regula
600 regula
601 };
602
603 ldo9 {
604 regula
605 regula
606 regula
607 regula
608 };
609
610 ldo_rtc {
611 regula
612 regula
613 regula
614 regula
615 };
616 };
617 };
618
619 /* LM95245 temperature sensor
620 temp-sensor@4c {
621 compatible = "national
622 reg = <0x4c>;
623 };
624 };
625
626 pmc@7000e400 {
627 nvidia,suspend-mode = <1>;
628 nvidia,cpu-pwr-good-time = <50
629 nvidia,cpu-pwr-off-time = <500
630 nvidia,core-pwr-good-time = <3
631 nvidia,core-pwr-off-time = <38
632 nvidia,sys-clock-req-active-hi
633 core-supply = <&vdd_core>;
634
635 /* Set SLEEP MODE bit in SUPPL
636 i2c-thermtrip {
637 nvidia,i2c-controller-
638 nvidia,bus-addr = <0x3
639 nvidia,reg-addr = <0x1
640 nvidia,reg-data = <0x8
641 };
642 };
643
644 memory-controller@7000f400 {
645 emc-table@83250 {
646 reg = <83250>;
647 compatible = "nvidia,t
648 clock-frequency = <832
649 nvidia,emc-registers =
650 0x00000004 0x0
651 0x00000001 0x0
652 0x00000001 0x0
653 0x00000003 0x0
654 0x00000000 0x0
655 0x00000002 0x0
656 0x00000003 0x0
657 0x00000002 0x0
658 0x00000000 0x0
659 0x00000010 0x0
660 0x00000000 0x0
661 };
662 emc-table@133200 {
663 reg = <133200>;
664 compatible = "nvidia,t
665 clock-frequency = <133
666 nvidia,emc-registers =
667 0x00000006 0x0
668 0x00000001 0x0
669 0x00000002 0x0
670 0x00000003 0x0
671 0x00000000 0x0
672 0x00000002 0x0
673 0x00000003 0x0
674 0x00000002 0x0
675 0x00000000 0x0
676 0x00000010 0x0
677 0x00000000 0x0
678 };
679 emc-table@166500 {
680 reg = <166500>;
681 compatible = "nvidia,t
682 clock-frequency = <166
683 nvidia,emc-registers =
684 0x00000008 0x0
685 0x00000002 0x0
686 0x00000002 0x0
687 0x00000003 0x0
688 0x00000000 0x0
689 0x00000003 0x0
690 0x00000003 0x0
691 0x00000002 0x0
692 0x00000000 0x0
693 0x00000010 0x0
694 0x00000000 0x0
695 };
696 emc-table@333000 {
697 reg = <333000>;
698 compatible = "nvidia,t
699 clock-frequency = <333
700 nvidia,emc-registers =
701 0x0000000f 0x0
702 0x00000003 0x0
703 0x00000004 0x0
704 0x00000003 0x0
705 0x00000000 0x0
706 0x00000005 0x0
707 0x00000003 0x0
708 0x00000002 0x0
709 0x00000000 0x0
710 0x00000010 0x0
711 0x00000000 0x0
712 };
713 };
714
715 /* EHCI instance 1: ULPI PHY -> AX8877
716 usb@c5004000 {
717 status = "okay";
718 #address-cells = <1>;
719 #size-cells = <0>;
720
721 ethernet@1 {
722 compatible = "usbb95,7
723 reg = <1>;
724 local-mac-address = [0
725 };
726 };
727
728 usb-phy@c5004000 {
729 status = "okay";
730 nvidia,phy-reset-gpio =
731 <&gpio TEGRA_GPIO(V, 1
732 vbus-supply = <®_lan_v_bus>
733 };
734
735 clk32k_in: clock-xtal3 {
736 compatible = "fixed-clock";
737 #clock-cells = <0>;
738 clock-frequency = <32768>;
739 };
740
741 opp-table-emc {
742 /delete-node/ opp-760000000;
743 };
744
745 reg_lan_v_bus: regulator-lan-v-bus {
746 compatible = "regulator-fixed"
747 regulator-name = "LAN_V_BUS";
748 regulator-min-microvolt = <500
749 regulator-max-microvolt = <500
750 enable-active-high;
751 gpio = <&gpio TEGRA_GPIO(BB, 1
752 };
753
754 reg_module_3v3: regulator-module-3v3 {
755 compatible = "regulator-fixed"
756 regulator-name = "+V3.3";
757 regulator-min-microvolt = <330
758 regulator-max-microvolt = <330
759 regulator-always-on;
760 };
761
762 sound {
763 compatible = "nvidia,tegra-aud
764 "nvidia,tegra-aud
765 nvidia,model = "Toradex Colibr
766 nvidia,audio-routing =
767 "Headphone", "HPOUTL",
768 "Headphone", "HPOUTR",
769 "LineIn", "LINEINL",
770 "LineIn", "LINEINR",
771 "Mic", "MIC1";
772 nvidia,ac97-controller = <&teg
773 clocks = <&tegra_car TEGRA20_C
774 <&tegra_car TEGRA20_C
775 <&tegra_car TEGRA20_C
776 clock-names = "pll_a", "pll_a_
777 };
778 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.