1 // SPDX-License-Identifier: GPL-2.0 1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/; 2 /dts-v1/;
3 3
4 #include <dt-bindings/input/input.h> 4 #include <dt-bindings/input/input.h>
5 #include "tegra20.dtsi" 5 #include "tegra20.dtsi"
6 6
7 / { 7 / {
8 model = "NVIDIA Tegra20 Harmony evalua 8 model = "NVIDIA Tegra20 Harmony evaluation board";
9 compatible = "nvidia,harmony", "nvidia 9 compatible = "nvidia,harmony", "nvidia,tegra20";
10 10
11 aliases { 11 aliases {
12 rtc0 = "/i2c@7000d000/tps6586x 12 rtc0 = "/i2c@7000d000/tps6586x@34";
13 rtc1 = "/rtc@7000e000"; 13 rtc1 = "/rtc@7000e000";
14 serial0 = &uartd; 14 serial0 = &uartd;
15 }; 15 };
16 16
17 chosen { 17 chosen {
18 stdout-path = "serial0:115200n 18 stdout-path = "serial0:115200n8";
19 }; 19 };
20 20
21 memory@0 { 21 memory@0 {
22 reg = <0x00000000 0x40000000>; 22 reg = <0x00000000 0x40000000>;
23 }; 23 };
24 24
25 host1x@50000000 { 25 host1x@50000000 {
26 dc@54200000 { 26 dc@54200000 {
27 rgb { 27 rgb {
28 status = "okay 28 status = "okay";
29 29
30 nvidia,panel = 30 nvidia,panel = <&panel>;
31 }; 31 };
32 }; 32 };
33 33
34 hdmi@54280000 { 34 hdmi@54280000 {
35 status = "okay"; 35 status = "okay";
36 36
37 hdmi-supply = <&vdd_5v 37 hdmi-supply = <&vdd_5v0_hdmi>;
38 vdd-supply = <&hdmi_vd 38 vdd-supply = <&hdmi_vdd_reg>;
39 pll-supply = <&hdmi_pl 39 pll-supply = <&hdmi_pll_reg>;
40 40
41 nvidia,ddc-i2c-bus = < 41 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
42 nvidia,hpd-gpio = <&gp 42 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
43 GPIO_ACTIVE_HI 43 GPIO_ACTIVE_HIGH>;
44 }; 44 };
45 }; 45 };
46 46
47 pinmux@70000014 { 47 pinmux@70000014 {
48 pinctrl-names = "default"; 48 pinctrl-names = "default";
49 pinctrl-0 = <&state_default>; 49 pinctrl-0 = <&state_default>;
50 50
51 state_default: pinmux { 51 state_default: pinmux {
52 ata { 52 ata {
53 nvidia,pins = 53 nvidia,pins = "ata";
54 nvidia,functio 54 nvidia,function = "ide";
55 }; 55 };
56 atb { 56 atb {
57 nvidia,pins = 57 nvidia,pins = "atb", "gma", "gme";
58 nvidia,functio 58 nvidia,function = "sdio4";
59 }; 59 };
60 atc { 60 atc {
61 nvidia,pins = 61 nvidia,pins = "atc";
62 nvidia,functio 62 nvidia,function = "nand";
63 }; 63 };
64 atd { 64 atd {
65 nvidia,pins = 65 nvidia,pins = "atd", "ate", "gmb", "gmd", "gpu",
66 "spia" 66 "spia", "spib", "spic";
67 nvidia,functio 67 nvidia,function = "gmi";
68 }; 68 };
69 cdev1 { 69 cdev1 {
70 nvidia,pins = 70 nvidia,pins = "cdev1";
71 nvidia,functio 71 nvidia,function = "plla_out";
72 }; 72 };
73 cdev2 { 73 cdev2 {
74 nvidia,pins = 74 nvidia,pins = "cdev2";
75 nvidia,functio 75 nvidia,function = "pllp_out4";
76 }; 76 };
77 crtp { 77 crtp {
78 nvidia,pins = 78 nvidia,pins = "crtp";
79 nvidia,functio 79 nvidia,function = "crt";
80 }; 80 };
81 csus { 81 csus {
82 nvidia,pins = 82 nvidia,pins = "csus";
83 nvidia,functio 83 nvidia,function = "vi_sensor_clk";
84 }; 84 };
85 dap1 { 85 dap1 {
86 nvidia,pins = 86 nvidia,pins = "dap1";
87 nvidia,functio 87 nvidia,function = "dap1";
88 }; 88 };
89 dap2 { 89 dap2 {
90 nvidia,pins = 90 nvidia,pins = "dap2";
91 nvidia,functio 91 nvidia,function = "dap2";
92 }; 92 };
93 dap3 { 93 dap3 {
94 nvidia,pins = 94 nvidia,pins = "dap3";
95 nvidia,functio 95 nvidia,function = "dap3";
96 }; 96 };
97 dap4 { 97 dap4 {
98 nvidia,pins = 98 nvidia,pins = "dap4";
99 nvidia,functio 99 nvidia,function = "dap4";
100 }; 100 };
101 ddc { 101 ddc {
102 nvidia,pins = 102 nvidia,pins = "ddc";
103 nvidia,functio 103 nvidia,function = "i2c2";
104 }; 104 };
105 dta { 105 dta {
106 nvidia,pins = 106 nvidia,pins = "dta", "dtd";
107 nvidia,functio 107 nvidia,function = "sdio2";
108 }; 108 };
109 dtb { 109 dtb {
110 nvidia,pins = 110 nvidia,pins = "dtb", "dtc", "dte";
111 nvidia,functio 111 nvidia,function = "rsvd1";
112 }; 112 };
113 dtf { 113 dtf {
114 nvidia,pins = 114 nvidia,pins = "dtf";
115 nvidia,functio 115 nvidia,function = "i2c3";
116 }; 116 };
117 gmc { 117 gmc {
118 nvidia,pins = 118 nvidia,pins = "gmc";
119 nvidia,functio 119 nvidia,function = "uartd";
120 }; 120 };
121 gpu7 { 121 gpu7 {
122 nvidia,pins = 122 nvidia,pins = "gpu7";
123 nvidia,functio 123 nvidia,function = "rtck";
124 }; 124 };
125 gpv { 125 gpv {
126 nvidia,pins = 126 nvidia,pins = "gpv", "slxa", "slxk";
127 nvidia,functio 127 nvidia,function = "pcie";
128 }; 128 };
129 hdint { 129 hdint {
130 nvidia,pins = 130 nvidia,pins = "hdint", "pta";
131 nvidia,functio 131 nvidia,function = "hdmi";
132 }; 132 };
133 i2cp { 133 i2cp {
134 nvidia,pins = 134 nvidia,pins = "i2cp";
135 nvidia,functio 135 nvidia,function = "i2cp";
136 }; 136 };
137 irrx { 137 irrx {
138 nvidia,pins = 138 nvidia,pins = "irrx", "irtx";
139 nvidia,functio 139 nvidia,function = "uarta";
140 }; 140 };
141 kbca { 141 kbca {
142 nvidia,pins = 142 nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
143 "kbce" 143 "kbce", "kbcf";
144 nvidia,functio 144 nvidia,function = "kbc";
145 }; 145 };
146 lcsn { 146 lcsn {
147 nvidia,pins = 147 nvidia,pins = "lcsn", "ld0", "ld1", "ld2",
148 "ld3", 148 "ld3", "ld4", "ld5", "ld6", "ld7",
149 "ld8", 149 "ld8", "ld9", "ld10", "ld11", "ld12",
150 "ld13" 150 "ld13", "ld14", "ld15", "ld16", "ld17",
151 "ldc", 151 "ldc", "ldi", "lhp0", "lhp1", "lhp2",
152 "lhs", 152 "lhs", "lm0", "lm1", "lpp", "lpw0",
153 "lpw1" 153 "lpw1", "lpw2", "lsc0", "lsc1", "lsck",
154 "lsda" 154 "lsda", "lsdi", "lspi", "lvp0", "lvp1",
155 "lvs"; 155 "lvs";
156 nvidia,functio 156 nvidia,function = "displaya";
157 }; 157 };
158 owc { 158 owc {
159 nvidia,pins = 159 nvidia,pins = "owc", "spdi", "spdo", "uac";
160 nvidia,functio 160 nvidia,function = "rsvd2";
161 }; 161 };
162 pmc { 162 pmc {
163 nvidia,pins = 163 nvidia,pins = "pmc";
164 nvidia,functio 164 nvidia,function = "pwr_on";
165 }; 165 };
166 rm { 166 rm {
167 nvidia,pins = 167 nvidia,pins = "rm";
168 nvidia,functio 168 nvidia,function = "i2c1";
169 }; 169 };
170 sdb { 170 sdb {
171 nvidia,pins = 171 nvidia,pins = "sdb", "sdc", "sdd";
172 nvidia,functio 172 nvidia,function = "pwm";
173 }; 173 };
174 sdio1 { 174 sdio1 {
175 nvidia,pins = 175 nvidia,pins = "sdio1";
176 nvidia,functio 176 nvidia,function = "sdio1";
177 }; 177 };
178 slxc { 178 slxc {
179 nvidia,pins = 179 nvidia,pins = "slxc", "slxd";
180 nvidia,functio 180 nvidia,function = "spdif";
181 }; 181 };
182 spid { 182 spid {
183 nvidia,pins = 183 nvidia,pins = "spid", "spie", "spif";
184 nvidia,functio 184 nvidia,function = "spi1";
185 }; 185 };
186 spig { 186 spig {
187 nvidia,pins = 187 nvidia,pins = "spig", "spih";
188 nvidia,functio 188 nvidia,function = "spi2_alt";
189 }; 189 };
190 uaa { 190 uaa {
191 nvidia,pins = 191 nvidia,pins = "uaa", "uab", "uda";
192 nvidia,functio 192 nvidia,function = "ulpi";
193 }; 193 };
194 uad { 194 uad {
195 nvidia,pins = 195 nvidia,pins = "uad";
196 nvidia,functio 196 nvidia,function = "irda";
197 }; 197 };
198 uca { 198 uca {
199 nvidia,pins = 199 nvidia,pins = "uca", "ucb";
200 nvidia,functio 200 nvidia,function = "uartc";
201 }; 201 };
202 conf_ata { 202 conf_ata {
203 nvidia,pins = 203 nvidia,pins = "ata", "atb", "atc", "atd", "ate",
204 "cdev1 204 "cdev1", "cdev2", "dap1", "dtb", "gma",
205 "gmb", 205 "gmb", "gmc", "gmd", "gme", "gpu7",
206 "gpv", 206 "gpv", "i2cp", "pta", "rm", "slxa",
207 "slxk" 207 "slxk", "spia", "spib", "uac";
208 nvidia,pull = 208 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
209 nvidia,tristat 209 nvidia,tristate = <TEGRA_PIN_DISABLE>;
210 }; 210 };
211 conf_ck32 { 211 conf_ck32 {
212 nvidia,pins = 212 nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
213 "pmcc" 213 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
214 nvidia,pull = 214 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
215 }; 215 };
216 conf_csus { 216 conf_csus {
217 nvidia,pins = 217 nvidia,pins = "csus", "spid", "spif";
218 nvidia,pull = 218 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
219 nvidia,tristat 219 nvidia,tristate = <TEGRA_PIN_ENABLE>;
220 }; 220 };
221 conf_crtp { 221 conf_crtp {
222 nvidia,pins = 222 nvidia,pins = "crtp", "dap2", "dap3", "dap4",
223 "dtc", 223 "dtc", "dte", "dtf", "gpu", "sdio1",
224 "slxc" 224 "slxc", "slxd", "spdi", "spdo", "spig",
225 "uda"; 225 "uda";
226 nvidia,pull = 226 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
227 nvidia,tristat 227 nvidia,tristate = <TEGRA_PIN_ENABLE>;
228 }; 228 };
229 conf_ddc { 229 conf_ddc {
230 nvidia,pins = 230 nvidia,pins = "ddc", "dta", "dtd", "kbca",
231 "kbcb" 231 "kbcb", "kbcc", "kbcd", "kbce", "kbcf",
232 "sdc"; 232 "sdc";
233 nvidia,pull = 233 nvidia,pull = <TEGRA_PIN_PULL_UP>;
234 nvidia,tristat 234 nvidia,tristate = <TEGRA_PIN_DISABLE>;
235 }; 235 };
236 conf_hdint { 236 conf_hdint {
237 nvidia,pins = 237 nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
238 "lpw1" 238 "lpw1", "lsc1", "lsck", "lsda", "lsdi",
239 "lvp0" 239 "lvp0", "owc", "sdb";
240 nvidia,tristat 240 nvidia,tristate = <TEGRA_PIN_ENABLE>;
241 }; 241 };
242 conf_irrx { 242 conf_irrx {
243 nvidia,pins = 243 nvidia,pins = "irrx", "irtx", "sdd", "spic",
244 "spie" 244 "spie", "spih", "uaa", "uab", "uad",
245 "uca", 245 "uca", "ucb";
246 nvidia,pull = 246 nvidia,pull = <TEGRA_PIN_PULL_UP>;
247 nvidia,tristat 247 nvidia,tristate = <TEGRA_PIN_ENABLE>;
248 }; 248 };
249 conf_lc { 249 conf_lc {
250 nvidia,pins = 250 nvidia,pins = "lc", "ls";
251 nvidia,pull = 251 nvidia,pull = <TEGRA_PIN_PULL_UP>;
252 }; 252 };
253 conf_ld0 { 253 conf_ld0 {
254 nvidia,pins = 254 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
255 "ld5", 255 "ld5", "ld6", "ld7", "ld8", "ld9",
256 "ld10" 256 "ld10", "ld11", "ld12", "ld13", "ld14",
257 "ld15" 257 "ld15", "ld16", "ld17", "ldi", "lhp0",
258 "lhp1" 258 "lhp1", "lhp2", "lhs", "lm0", "lpp",
259 "lpw0" 259 "lpw0", "lpw2", "lsc0", "lspi", "lvp1",
260 "lvs", 260 "lvs", "pmc";
261 nvidia,tristat 261 nvidia,tristate = <TEGRA_PIN_DISABLE>;
262 }; 262 };
263 conf_ld17_0 { 263 conf_ld17_0 {
264 nvidia,pins = 264 nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
265 "ld23_ 265 "ld23_22";
266 nvidia,pull = 266 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
267 }; 267 };
268 }; 268 };
269 }; 269 };
270 270
271 i2s@70002800 { 271 i2s@70002800 {
272 status = "okay"; 272 status = "okay";
273 }; 273 };
274 274
275 serial@70006300 { 275 serial@70006300 {
276 /delete-property/ dmas; 276 /delete-property/ dmas;
277 /delete-property/ dma-names; 277 /delete-property/ dma-names;
278 status = "okay"; 278 status = "okay";
279 }; 279 };
280 280
281 pwm: pwm@7000a000 { 281 pwm: pwm@7000a000 {
282 status = "okay"; 282 status = "okay";
283 }; 283 };
284 284
285 i2c@7000c000 { 285 i2c@7000c000 {
286 status = "okay"; 286 status = "okay";
287 clock-frequency = <400000>; 287 clock-frequency = <400000>;
288 288
289 wm8903: wm8903@1a { 289 wm8903: wm8903@1a {
290 compatible = "wlf,wm89 290 compatible = "wlf,wm8903";
291 reg = <0x1a>; 291 reg = <0x1a>;
292 interrupt-parent = <&g 292 interrupt-parent = <&gpio>;
293 interrupts = <TEGRA_GP 293 interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
294 294
295 gpio-controller; 295 gpio-controller;
296 #gpio-cells = <2>; 296 #gpio-cells = <2>;
297 297
298 micdet-cfg = <0>; 298 micdet-cfg = <0>;
299 micdet-delay = <100>; 299 micdet-delay = <100>;
300 gpio-cfg = <0xffffffff 300 gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
301 }; 301 };
302 }; 302 };
303 303
304 hdmi_ddc: i2c@7000c400 { 304 hdmi_ddc: i2c@7000c400 {
305 status = "okay"; 305 status = "okay";
306 clock-frequency = <100000>; 306 clock-frequency = <100000>;
307 }; 307 };
308 308
309 i2c@7000c500 { 309 i2c@7000c500 {
310 status = "okay"; 310 status = "okay";
311 clock-frequency = <400000>; 311 clock-frequency = <400000>;
312 }; 312 };
313 313
314 i2c@7000d000 { 314 i2c@7000d000 {
315 status = "okay"; 315 status = "okay";
316 clock-frequency = <400000>; 316 clock-frequency = <400000>;
317 317
318 pmic: tps6586x@34 { 318 pmic: tps6586x@34 {
319 compatible = "ti,tps65 319 compatible = "ti,tps6586x";
320 reg = <0x34>; 320 reg = <0x34>;
321 interrupts = <GIC_SPI 321 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
322 322
323 ti,system-power-contro 323 ti,system-power-controller;
324 324
325 #gpio-cells = <2>; 325 #gpio-cells = <2>;
326 gpio-controller; 326 gpio-controller;
327 327
328 sys-supply = <&vdd_5v0 328 sys-supply = <&vdd_5v0_reg>;
329 vin-sm0-supply = <&sys 329 vin-sm0-supply = <&sys_reg>;
330 vin-sm1-supply = <&sys 330 vin-sm1-supply = <&sys_reg>;
331 vin-sm2-supply = <&sys 331 vin-sm2-supply = <&sys_reg>;
332 vinldo01-supply = <&sm 332 vinldo01-supply = <&sm2_reg>;
333 vinldo23-supply = <&sm 333 vinldo23-supply = <&sm2_reg>;
334 vinldo4-supply = <&sm2 334 vinldo4-supply = <&sm2_reg>;
335 vinldo678-supply = <&s 335 vinldo678-supply = <&sm2_reg>;
336 vinldo9-supply = <&sm2 336 vinldo9-supply = <&sm2_reg>;
337 337
338 regulators { 338 regulators {
339 sys_reg: sys { 339 sys_reg: sys {
340 regula 340 regulator-name = "vdd_sys";
341 regula 341 regulator-always-on;
342 }; 342 };
343 343
344 vdd_core: sm0 344 vdd_core: sm0 {
345 regula 345 regulator-name = "vdd_sm0,vdd_core";
346 regula 346 regulator-min-microvolt = <1200000>;
347 regula 347 regulator-max-microvolt = <1200000>;
348 regula 348 regulator-always-on;
349 }; 349 };
350 350
351 sm1 { 351 sm1 {
352 regula 352 regulator-name = "vdd_sm1,vdd_cpu";
353 regula 353 regulator-min-microvolt = <1000000>;
354 regula 354 regulator-max-microvolt = <1000000>;
355 regula 355 regulator-always-on;
356 }; 356 };
357 357
358 sm2_reg: sm2 { 358 sm2_reg: sm2 {
359 regula 359 regulator-name = "vdd_sm2,vin_ldo*";
360 regula 360 regulator-min-microvolt = <3700000>;
361 regula 361 regulator-max-microvolt = <3700000>;
362 regula 362 regulator-always-on;
363 }; 363 };
364 364
365 pci_clk_reg: l 365 pci_clk_reg: ldo0 {
366 regula 366 regulator-name = "vdd_ldo0,vddio_pex_clk";
367 regula 367 regulator-min-microvolt = <3300000>;
368 regula 368 regulator-max-microvolt = <3300000>;
369 }; 369 };
370 370
371 ldo1 { 371 ldo1 {
372 regula 372 regulator-name = "vdd_ldo1,avdd_pll*";
373 regula 373 regulator-min-microvolt = <1100000>;
374 regula 374 regulator-max-microvolt = <1100000>;
375 regula 375 regulator-always-on;
376 }; 376 };
377 377
378 ldo2 { 378 ldo2 {
379 regula 379 regulator-name = "vdd_ldo2,vdd_rtc";
380 regula 380 regulator-min-microvolt = <1200000>;
381 regula 381 regulator-max-microvolt = <1200000>;
382 }; 382 };
383 383
384 ldo3 { 384 ldo3 {
385 regula 385 regulator-name = "vdd_ldo3,avdd_usb*";
386 regula 386 regulator-min-microvolt = <3300000>;
387 regula 387 regulator-max-microvolt = <3300000>;
388 regula 388 regulator-always-on;
389 }; 389 };
390 390
391 ldo4 { 391 ldo4 {
392 regula 392 regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
393 regula 393 regulator-min-microvolt = <1800000>;
394 regula 394 regulator-max-microvolt = <1800000>;
395 regula 395 regulator-always-on;
396 }; 396 };
397 397
398 ldo5 { 398 ldo5 {
399 regula 399 regulator-name = "vdd_ldo5,vcore_mmc";
400 regula 400 regulator-min-microvolt = <2850000>;
401 regula 401 regulator-max-microvolt = <2850000>;
402 regula 402 regulator-always-on;
403 }; 403 };
404 404
405 ldo6 { 405 ldo6 {
406 regula 406 regulator-name = "vdd_ldo6,avdd_vdac";
407 regula 407 regulator-min-microvolt = <1800000>;
408 regula 408 regulator-max-microvolt = <1800000>;
409 }; 409 };
410 410
411 hdmi_vdd_reg: 411 hdmi_vdd_reg: ldo7 {
412 regula 412 regulator-name = "vdd_ldo7,avdd_hdmi";
413 regula 413 regulator-min-microvolt = <3300000>;
414 regula 414 regulator-max-microvolt = <3300000>;
415 }; 415 };
416 416
417 hdmi_pll_reg: 417 hdmi_pll_reg: ldo8 {
418 regula 418 regulator-name = "vdd_ldo8,avdd_hdmi_pll";
419 regula 419 regulator-min-microvolt = <1800000>;
420 regula 420 regulator-max-microvolt = <1800000>;
421 }; 421 };
422 422
423 ldo9 { 423 ldo9 {
424 regula 424 regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
425 regula 425 regulator-min-microvolt = <2850000>;
426 regula 426 regulator-max-microvolt = <2850000>;
427 regula 427 regulator-always-on;
428 }; 428 };
429 429
430 ldo_rtc { 430 ldo_rtc {
431 regula 431 regulator-name = "vdd_rtc_out,vdd_cell";
432 regula 432 regulator-min-microvolt = <3300000>;
433 regula 433 regulator-max-microvolt = <3300000>;
434 regula 434 regulator-always-on;
435 }; 435 };
436 }; 436 };
437 }; 437 };
438 438
439 temperature-sensor@4c { 439 temperature-sensor@4c {
440 compatible = "adi,adt7 440 compatible = "adi,adt7461";
441 reg = <0x4c>; 441 reg = <0x4c>;
442 }; 442 };
443 }; 443 };
444 444
445 kbc@7000e200 { 445 kbc@7000e200 {
446 status = "okay"; 446 status = "okay";
447 nvidia,debounce-delay-ms = <2> 447 nvidia,debounce-delay-ms = <2>;
448 nvidia,repeat-delay-ms = <160> 448 nvidia,repeat-delay-ms = <160>;
449 nvidia,kbc-row-pins = <0 1 2 3 449 nvidia,kbc-row-pins = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
450 nvidia,kbc-col-pins = <16 17 1 450 nvidia,kbc-col-pins = <16 17 18 19 20 21 22 23>;
451 linux,keymap = <MATRIX_KEY(0x0 451 linux,keymap = <MATRIX_KEY(0x00, 0x02, KEY_W)
452 MATRIX_KEY(0x0 452 MATRIX_KEY(0x00, 0x03, KEY_S)
453 MATRIX_KEY(0x0 453 MATRIX_KEY(0x00, 0x04, KEY_A)
454 MATRIX_KEY(0x0 454 MATRIX_KEY(0x00, 0x05, KEY_Z)
455 MATRIX_KEY(0x0 455 MATRIX_KEY(0x00, 0x07, KEY_FN)
456 MATRIX_KEY(0x0 456 MATRIX_KEY(0x01, 0x07, KEY_MENU)
457 MATRIX_KEY(0x0 457 MATRIX_KEY(0x02, 0x06, KEY_LEFTALT)
458 MATRIX_KEY(0x0 458 MATRIX_KEY(0x02, 0x07, KEY_RIGHTALT)
459 MATRIX_KEY(0x0 459 MATRIX_KEY(0x03, 0x00, KEY_5)
460 MATRIX_KEY(0x0 460 MATRIX_KEY(0x03, 0x01, KEY_4)
461 MATRIX_KEY(0x0 461 MATRIX_KEY(0x03, 0x02, KEY_R)
462 MATRIX_KEY(0x0 462 MATRIX_KEY(0x03, 0x03, KEY_E)
463 MATRIX_KEY(0x0 463 MATRIX_KEY(0x03, 0x04, KEY_F)
464 MATRIX_KEY(0x0 464 MATRIX_KEY(0x03, 0x05, KEY_D)
465 MATRIX_KEY(0x0 465 MATRIX_KEY(0x03, 0x06, KEY_X)
466 MATRIX_KEY(0x0 466 MATRIX_KEY(0x04, 0x00, KEY_7)
467 MATRIX_KEY(0x0 467 MATRIX_KEY(0x04, 0x01, KEY_6)
468 MATRIX_KEY(0x0 468 MATRIX_KEY(0x04, 0x02, KEY_T)
469 MATRIX_KEY(0x0 469 MATRIX_KEY(0x04, 0x03, KEY_H)
470 MATRIX_KEY(0x0 470 MATRIX_KEY(0x04, 0x04, KEY_G)
471 MATRIX_KEY(0x0 471 MATRIX_KEY(0x04, 0x05, KEY_V)
472 MATRIX_KEY(0x0 472 MATRIX_KEY(0x04, 0x06, KEY_C)
473 MATRIX_KEY(0x0 473 MATRIX_KEY(0x04, 0x07, KEY_SPACE)
474 MATRIX_KEY(0x0 474 MATRIX_KEY(0x05, 0x00, KEY_9)
475 MATRIX_KEY(0x0 475 MATRIX_KEY(0x05, 0x01, KEY_8)
476 MATRIX_KEY(0x0 476 MATRIX_KEY(0x05, 0x02, KEY_U)
477 MATRIX_KEY(0x0 477 MATRIX_KEY(0x05, 0x03, KEY_Y)
478 MATRIX_KEY(0x0 478 MATRIX_KEY(0x05, 0x04, KEY_J)
479 MATRIX_KEY(0x0 479 MATRIX_KEY(0x05, 0x05, KEY_N)
480 MATRIX_KEY(0x0 480 MATRIX_KEY(0x05, 0x06, KEY_B)
481 MATRIX_KEY(0x0 481 MATRIX_KEY(0x05, 0x07, KEY_BACKSLASH)
482 MATRIX_KEY(0x0 482 MATRIX_KEY(0x06, 0x00, KEY_MINUS)
483 MATRIX_KEY(0x0 483 MATRIX_KEY(0x06, 0x01, KEY_0)
484 MATRIX_KEY(0x0 484 MATRIX_KEY(0x06, 0x02, KEY_O)
485 MATRIX_KEY(0x0 485 MATRIX_KEY(0x06, 0x03, KEY_I)
486 MATRIX_KEY(0x0 486 MATRIX_KEY(0x06, 0x04, KEY_L)
487 MATRIX_KEY(0x0 487 MATRIX_KEY(0x06, 0x05, KEY_K)
488 MATRIX_KEY(0x0 488 MATRIX_KEY(0x06, 0x06, KEY_COMMA)
489 MATRIX_KEY(0x0 489 MATRIX_KEY(0x06, 0x07, KEY_M)
490 MATRIX_KEY(0x0 490 MATRIX_KEY(0x07, 0x01, KEY_EQUAL)
491 MATRIX_KEY(0x0 491 MATRIX_KEY(0x07, 0x02, KEY_RIGHTBRACE)
492 MATRIX_KEY(0x0 492 MATRIX_KEY(0x07, 0x03, KEY_ENTER)
493 MATRIX_KEY(0x0 493 MATRIX_KEY(0x07, 0x07, KEY_MENU)
494 MATRIX_KEY(0x0 494 MATRIX_KEY(0x08, 0x04, KEY_LEFTSHIFT)
495 MATRIX_KEY(0x0 495 MATRIX_KEY(0x08, 0x05, KEY_RIGHTSHIFT)
496 MATRIX_KEY(0x0 496 MATRIX_KEY(0x09, 0x05, KEY_LEFTCTRL)
497 MATRIX_KEY(0x0 497 MATRIX_KEY(0x09, 0x07, KEY_RIGHTCTRL)
498 MATRIX_KEY(0x0 498 MATRIX_KEY(0x0B, 0x00, KEY_LEFTBRACE)
499 MATRIX_KEY(0x0 499 MATRIX_KEY(0x0B, 0x01, KEY_P)
500 MATRIX_KEY(0x0 500 MATRIX_KEY(0x0B, 0x02, KEY_APOSTROPHE)
501 MATRIX_KEY(0x0 501 MATRIX_KEY(0x0B, 0x03, KEY_SEMICOLON)
502 MATRIX_KEY(0x0 502 MATRIX_KEY(0x0B, 0x04, KEY_SLASH)
503 MATRIX_KEY(0x0 503 MATRIX_KEY(0x0B, 0x05, KEY_DOT)
504 MATRIX_KEY(0x0 504 MATRIX_KEY(0x0C, 0x00, KEY_F10)
505 MATRIX_KEY(0x0 505 MATRIX_KEY(0x0C, 0x01, KEY_F9)
506 MATRIX_KEY(0x0 506 MATRIX_KEY(0x0C, 0x02, KEY_BACKSPACE)
507 MATRIX_KEY(0x0 507 MATRIX_KEY(0x0C, 0x03, KEY_3)
508 MATRIX_KEY(0x0 508 MATRIX_KEY(0x0C, 0x04, KEY_2)
509 MATRIX_KEY(0x0 509 MATRIX_KEY(0x0C, 0x05, KEY_UP)
510 MATRIX_KEY(0x0 510 MATRIX_KEY(0x0C, 0x06, KEY_PRINT)
511 MATRIX_KEY(0x0 511 MATRIX_KEY(0x0C, 0x07, KEY_PAUSE)
512 MATRIX_KEY(0x0 512 MATRIX_KEY(0x0D, 0x00, KEY_INSERT)
513 MATRIX_KEY(0x0 513 MATRIX_KEY(0x0D, 0x01, KEY_DELETE)
514 MATRIX_KEY(0x0 514 MATRIX_KEY(0x0D, 0x03, KEY_PAGEUP )
515 MATRIX_KEY(0x0 515 MATRIX_KEY(0x0D, 0x04, KEY_PAGEDOWN)
516 MATRIX_KEY(0x0 516 MATRIX_KEY(0x0D, 0x05, KEY_RIGHT)
517 MATRIX_KEY(0x0 517 MATRIX_KEY(0x0D, 0x06, KEY_DOWN)
518 MATRIX_KEY(0x0 518 MATRIX_KEY(0x0D, 0x07, KEY_LEFT)
519 MATRIX_KEY(0x0 519 MATRIX_KEY(0x0E, 0x00, KEY_F11)
520 MATRIX_KEY(0x0 520 MATRIX_KEY(0x0E, 0x01, KEY_F12)
521 MATRIX_KEY(0x0 521 MATRIX_KEY(0x0E, 0x02, KEY_F8)
522 MATRIX_KEY(0x0 522 MATRIX_KEY(0x0E, 0x03, KEY_Q)
523 MATRIX_KEY(0x0 523 MATRIX_KEY(0x0E, 0x04, KEY_F4)
524 MATRIX_KEY(0x0 524 MATRIX_KEY(0x0E, 0x05, KEY_F3)
525 MATRIX_KEY(0x0 525 MATRIX_KEY(0x0E, 0x06, KEY_1)
526 MATRIX_KEY(0x0 526 MATRIX_KEY(0x0E, 0x07, KEY_F7)
527 MATRIX_KEY(0x0 527 MATRIX_KEY(0x0F, 0x00, KEY_ESC)
528 MATRIX_KEY(0x0 528 MATRIX_KEY(0x0F, 0x01, KEY_GRAVE)
529 MATRIX_KEY(0x0 529 MATRIX_KEY(0x0F, 0x02, KEY_F5)
530 MATRIX_KEY(0x0 530 MATRIX_KEY(0x0F, 0x03, KEY_TAB)
531 MATRIX_KEY(0x0 531 MATRIX_KEY(0x0F, 0x04, KEY_F1)
532 MATRIX_KEY(0x0 532 MATRIX_KEY(0x0F, 0x05, KEY_F2)
533 MATRIX_KEY(0x0 533 MATRIX_KEY(0x0F, 0x06, KEY_CAPSLOCK)
534 MATRIX_KEY(0x0 534 MATRIX_KEY(0x0F, 0x07, KEY_F6)
535 MATRIX_KEY(0x1 535 MATRIX_KEY(0x14, 0x00, KEY_KP7)
536 MATRIX_KEY(0x1 536 MATRIX_KEY(0x15, 0x00, KEY_KP9)
537 MATRIX_KEY(0x1 537 MATRIX_KEY(0x15, 0x01, KEY_KP8)
538 MATRIX_KEY(0x1 538 MATRIX_KEY(0x15, 0x02, KEY_KP4)
539 MATRIX_KEY(0x1 539 MATRIX_KEY(0x15, 0x04, KEY_KP1)
540 MATRIX_KEY(0x1 540 MATRIX_KEY(0x16, 0x01, KEY_KPSLASH)
541 MATRIX_KEY(0x1 541 MATRIX_KEY(0x16, 0x02, KEY_KP6)
542 MATRIX_KEY(0x1 542 MATRIX_KEY(0x16, 0x03, KEY_KP5)
543 MATRIX_KEY(0x1 543 MATRIX_KEY(0x16, 0x04, KEY_KP3)
544 MATRIX_KEY(0x1 544 MATRIX_KEY(0x16, 0x05, KEY_KP2)
545 MATRIX_KEY(0x1 545 MATRIX_KEY(0x16, 0x07, KEY_KP0)
546 MATRIX_KEY(0x1 546 MATRIX_KEY(0x1B, 0x01, KEY_KPASTERISK)
547 MATRIX_KEY(0x1 547 MATRIX_KEY(0x1B, 0x03, KEY_KPMINUS)
548 MATRIX_KEY(0x1 548 MATRIX_KEY(0x1B, 0x04, KEY_KPPLUS)
549 MATRIX_KEY(0x1 549 MATRIX_KEY(0x1B, 0x05, KEY_KPDOT)
550 MATRIX_KEY(0x1 550 MATRIX_KEY(0x1C, 0x05, KEY_VOLUMEUP)
551 MATRIX_KEY(0x1 551 MATRIX_KEY(0x1D, 0x03, KEY_HOME)
552 MATRIX_KEY(0x1 552 MATRIX_KEY(0x1D, 0x04, KEY_END)
553 MATRIX_KEY(0x1 553 MATRIX_KEY(0x1D, 0x05, KEY_BRIGHTNESSUP)
554 MATRIX_KEY(0x1 554 MATRIX_KEY(0x1D, 0x06, KEY_VOLUMEDOWN)
555 MATRIX_KEY(0x1 555 MATRIX_KEY(0x1D, 0x07, KEY_BRIGHTNESSDOWN)
556 MATRIX_KEY(0x1 556 MATRIX_KEY(0x1E, 0x00, KEY_NUMLOCK)
557 MATRIX_KEY(0x1 557 MATRIX_KEY(0x1E, 0x01, KEY_SCROLLLOCK)
558 MATRIX_KEY(0x1 558 MATRIX_KEY(0x1E, 0x02, KEY_MUTE)
559 MATRIX_KEY(0x1 559 MATRIX_KEY(0x1F, 0x04, KEY_QUESTION)>;
560 }; 560 };
561 561
562 pmc@7000e400 { 562 pmc@7000e400 {
563 nvidia,invert-interrupt; 563 nvidia,invert-interrupt;
564 nvidia,suspend-mode = <1>; 564 nvidia,suspend-mode = <1>;
565 nvidia,cpu-pwr-good-time = <50 565 nvidia,cpu-pwr-good-time = <5000>;
566 nvidia,cpu-pwr-off-time = <500 566 nvidia,cpu-pwr-off-time = <5000>;
567 nvidia,core-pwr-good-time = <3 567 nvidia,core-pwr-good-time = <3845 3845>;
568 nvidia,core-pwr-off-time = <38 568 nvidia,core-pwr-off-time = <3875>;
569 nvidia,sys-clock-req-active-hi 569 nvidia,sys-clock-req-active-high;
570 core-supply = <&vdd_core>; 570 core-supply = <&vdd_core>;
571 }; 571 };
572 572
573 pcie@80003000 { 573 pcie@80003000 {
574 status = "okay"; 574 status = "okay";
575 575
576 avdd-pex-supply = <&pci_vdd_re 576 avdd-pex-supply = <&pci_vdd_reg>;
577 vdd-pex-supply = <&pci_vdd_reg 577 vdd-pex-supply = <&pci_vdd_reg>;
578 avdd-pex-pll-supply = <&pci_vd 578 avdd-pex-pll-supply = <&pci_vdd_reg>;
579 avdd-plle-supply = <&pci_vdd_r 579 avdd-plle-supply = <&pci_vdd_reg>;
580 vddio-pex-clk-supply = <&pci_c 580 vddio-pex-clk-supply = <&pci_clk_reg>;
581 581
582 pci@1,0 { 582 pci@1,0 {
583 status = "okay"; 583 status = "okay";
584 }; 584 };
585 585
586 pci@2,0 { 586 pci@2,0 {
587 status = "okay"; 587 status = "okay";
588 }; 588 };
589 }; 589 };
590 590
591 usb@c5000000 { 591 usb@c5000000 {
592 status = "okay"; 592 status = "okay";
593 }; 593 };
594 594
595 usb-phy@c5000000 { 595 usb-phy@c5000000 {
596 status = "okay"; 596 status = "okay";
597 }; 597 };
598 598
599 usb@c5004000 { 599 usb@c5004000 {
600 status = "okay"; 600 status = "okay";
601 }; 601 };
602 602
603 usb-phy@c5004000 { 603 usb-phy@c5004000 {
604 status = "okay"; 604 status = "okay";
605 nvidia,phy-reset-gpio = <&gpio 605 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 1)
606 GPIO_ACTIVE_LOW>; 606 GPIO_ACTIVE_LOW>;
607 }; 607 };
608 608
609 usb@c5008000 { 609 usb@c5008000 {
610 status = "okay"; 610 status = "okay";
611 }; 611 };
612 612
613 usb-phy@c5008000 { 613 usb-phy@c5008000 {
614 status = "okay"; 614 status = "okay";
615 }; 615 };
616 616
617 mmc@c8000200 { 617 mmc@c8000200 {
618 status = "okay"; 618 status = "okay";
619 cd-gpios = <&gpio TEGRA_GPIO(I 619 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
620 wp-gpios = <&gpio TEGRA_GPIO(H 620 wp-gpios = <&gpio TEGRA_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
621 power-gpios = <&gpio TEGRA_GPI 621 power-gpios = <&gpio TEGRA_GPIO(T, 3) GPIO_ACTIVE_HIGH>;
622 bus-width = <4>; 622 bus-width = <4>;
623 }; 623 };
624 624
625 mmc@c8000600 { 625 mmc@c8000600 {
626 status = "okay"; 626 status = "okay";
627 cd-gpios = <&gpio TEGRA_GPIO(H 627 cd-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_LOW>;
628 wp-gpios = <&gpio TEGRA_GPIO(H 628 wp-gpios = <&gpio TEGRA_GPIO(H, 3) GPIO_ACTIVE_HIGH>;
629 power-gpios = <&gpio TEGRA_GPI 629 power-gpios = <&gpio TEGRA_GPIO(I, 6) GPIO_ACTIVE_HIGH>;
630 bus-width = <8>; 630 bus-width = <8>;
631 }; 631 };
632 632
633 backlight: backlight { 633 backlight: backlight {
634 compatible = "pwm-backlight"; 634 compatible = "pwm-backlight";
635 635
636 enable-gpios = <&gpio TEGRA_GP 636 enable-gpios = <&gpio TEGRA_GPIO(B, 5) GPIO_ACTIVE_HIGH>;
637 power-supply = <&vdd_bl_reg>; 637 power-supply = <&vdd_bl_reg>;
638 pwms = <&pwm 0 5000000>; 638 pwms = <&pwm 0 5000000>;
639 639
640 brightness-levels = <0 4 8 16 640 brightness-levels = <0 4 8 16 32 64 128 255>;
641 default-brightness-level = <6> 641 default-brightness-level = <6>;
642 }; 642 };
643 643
644 clk32k_in: clock-32k { 644 clk32k_in: clock-32k {
645 compatible = "fixed-clock"; 645 compatible = "fixed-clock";
646 clock-frequency = <32768>; 646 clock-frequency = <32768>;
647 #clock-cells = <0>; 647 #clock-cells = <0>;
648 }; 648 };
649 649
650 gpio-keys { 650 gpio-keys {
651 compatible = "gpio-keys"; 651 compatible = "gpio-keys";
652 652
653 key-power { 653 key-power {
654 label = "Power"; 654 label = "Power";
655 gpios = <&gpio TEGRA_G 655 gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
656 linux,code = <KEY_POWE 656 linux,code = <KEY_POWER>;
657 wakeup-source; 657 wakeup-source;
658 }; 658 };
659 }; 659 };
660 660
661 panel: panel { 661 panel: panel {
662 compatible = "auo,b101aw03"; 662 compatible = "auo,b101aw03";
663 663
664 power-supply = <&vdd_pnl_reg>; 664 power-supply = <&vdd_pnl_reg>;
665 enable-gpios = <&gpio TEGRA_GP 665 enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
666 666
667 backlight = <&backlight>; 667 backlight = <&backlight>;
668 }; 668 };
669 669
670 vdd_5v0_reg: regulator-5v0 { 670 vdd_5v0_reg: regulator-5v0 {
671 compatible = "regulator-fixed" 671 compatible = "regulator-fixed";
672 regulator-name = "vdd_5v0"; 672 regulator-name = "vdd_5v0";
673 regulator-min-microvolt = <500 673 regulator-min-microvolt = <5000000>;
674 regulator-max-microvolt = <500 674 regulator-max-microvolt = <5000000>;
675 regulator-always-on; 675 regulator-always-on;
676 }; 676 };
677 677
678 regulator-1v5 { 678 regulator-1v5 {
679 compatible = "regulator-fixed" 679 compatible = "regulator-fixed";
680 regulator-name = "vdd_1v5"; 680 regulator-name = "vdd_1v5";
681 regulator-min-microvolt = <150 681 regulator-min-microvolt = <1500000>;
682 regulator-max-microvolt = <150 682 regulator-max-microvolt = <1500000>;
683 gpio = <&pmic 0 GPIO_ACTIVE_HI 683 gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
684 }; 684 };
685 685
686 regulator-1v2 { 686 regulator-1v2 {
687 compatible = "regulator-fixed" 687 compatible = "regulator-fixed";
688 regulator-name = "vdd_1v2"; 688 regulator-name = "vdd_1v2";
689 regulator-min-microvolt = <120 689 regulator-min-microvolt = <1200000>;
690 regulator-max-microvolt = <120 690 regulator-max-microvolt = <1200000>;
691 gpio = <&pmic 1 GPIO_ACTIVE_HI 691 gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
692 enable-active-high; 692 enable-active-high;
693 }; 693 };
694 694
695 pci_vdd_reg: regulator-1v05 { 695 pci_vdd_reg: regulator-1v05 {
696 compatible = "regulator-fixed" 696 compatible = "regulator-fixed";
697 regulator-name = "vdd_1v05"; 697 regulator-name = "vdd_1v05";
698 regulator-min-microvolt = <105 698 regulator-min-microvolt = <1050000>;
699 regulator-max-microvolt = <105 699 regulator-max-microvolt = <1050000>;
700 gpio = <&pmic 2 GPIO_ACTIVE_HI 700 gpio = <&pmic 2 GPIO_ACTIVE_HIGH>;
701 enable-active-high; 701 enable-active-high;
702 }; 702 };
703 703
704 vdd_pnl_reg: regulator-pn1 { 704 vdd_pnl_reg: regulator-pn1 {
705 compatible = "regulator-fixed" 705 compatible = "regulator-fixed";
706 regulator-name = "vdd_pnl"; 706 regulator-name = "vdd_pnl";
707 regulator-min-microvolt = <280 707 regulator-min-microvolt = <2800000>;
708 regulator-max-microvolt = <280 708 regulator-max-microvolt = <2800000>;
709 gpio = <&gpio TEGRA_GPIO(C, 6) 709 gpio = <&gpio TEGRA_GPIO(C, 6) GPIO_ACTIVE_HIGH>;
710 enable-active-high; 710 enable-active-high;
711 }; 711 };
712 712
713 vdd_bl_reg: regulator-bl { 713 vdd_bl_reg: regulator-bl {
714 compatible = "regulator-fixed" 714 compatible = "regulator-fixed";
715 regulator-name = "vdd_bl"; 715 regulator-name = "vdd_bl";
716 regulator-min-microvolt = <280 716 regulator-min-microvolt = <2800000>;
717 regulator-max-microvolt = <280 717 regulator-max-microvolt = <2800000>;
718 gpio = <&gpio TEGRA_GPIO(W, 0) 718 gpio = <&gpio TEGRA_GPIO(W, 0) GPIO_ACTIVE_HIGH>;
719 enable-active-high; 719 enable-active-high;
720 }; 720 };
721 721
722 vdd_5v0_hdmi: regulator-hdmi { 722 vdd_5v0_hdmi: regulator-hdmi {
723 compatible = "regulator-fixed" 723 compatible = "regulator-fixed";
724 regulator-name = "VDDIO_HDMI"; 724 regulator-name = "VDDIO_HDMI";
725 regulator-min-microvolt = <500 725 regulator-min-microvolt = <5000000>;
726 regulator-max-microvolt = <500 726 regulator-max-microvolt = <5000000>;
727 gpio = <&gpio TEGRA_GPIO(T, 2) 727 gpio = <&gpio TEGRA_GPIO(T, 2) GPIO_ACTIVE_HIGH>;
728 enable-active-high; 728 enable-active-high;
729 vin-supply = <&vdd_5v0_reg>; 729 vin-supply = <&vdd_5v0_reg>;
730 }; 730 };
731 731
732 sound { 732 sound {
733 compatible = "nvidia,tegra-aud 733 compatible = "nvidia,tegra-audio-wm8903-harmony",
734 "nvidia,tegra-aud 734 "nvidia,tegra-audio-wm8903";
735 nvidia,model = "NVIDIA Tegra H 735 nvidia,model = "NVIDIA Tegra Harmony";
736 736
737 nvidia,audio-routing = 737 nvidia,audio-routing =
738 "Headphone Jack", "HPO 738 "Headphone Jack", "HPOUTR",
739 "Headphone Jack", "HPO 739 "Headphone Jack", "HPOUTL",
740 "Int Spk", "ROP", 740 "Int Spk", "ROP",
741 "Int Spk", "RON", 741 "Int Spk", "RON",
742 "Int Spk", "LOP", 742 "Int Spk", "LOP",
743 "Int Spk", "LON", 743 "Int Spk", "LON",
744 "Mic Jack", "MICBIAS", 744 "Mic Jack", "MICBIAS",
745 "IN1L", "Mic Jack"; 745 "IN1L", "Mic Jack";
746 746
747 nvidia,i2s-controller = <&tegr 747 nvidia,i2s-controller = <&tegra_i2s1>;
748 nvidia,audio-codec = <&wm8903> 748 nvidia,audio-codec = <&wm8903>;
749 749
750 nvidia,spkr-en-gpios = <&wm890 750 nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
751 nvidia,hp-det-gpios = <&gpio T 751 nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2)
752 GPIO_ACTIVE_LOW>; 752 GPIO_ACTIVE_LOW>;
753 nvidia,int-mic-en-gpios = <&gp 753 nvidia,int-mic-en-gpios = <&gpio TEGRA_GPIO(X, 0)
754 GPIO_ACTIVE_HIGH>; 754 GPIO_ACTIVE_HIGH>;
755 nvidia,ext-mic-en-gpios = <&gp 755 nvidia,ext-mic-en-gpios = <&gpio TEGRA_GPIO(X, 1)
756 GPIO_ACTIVE_HIGH>; 756 GPIO_ACTIVE_HIGH>;
757 757
758 clocks = <&tegra_car TEGRA20_C 758 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
759 <&tegra_car TEGRA20_C 759 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
760 <&tegra_car TEGRA20_C 760 <&tegra_car TEGRA20_CLK_CDEV1>;
761 clock-names = "pll_a", "pll_a_ 761 clock-names = "pll_a", "pll_a_out0", "mclk";
762 }; 762 };
763 }; 763 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.