1 /* 1 /*
2 * Copyright 2015 Timesys Corporation. 2 * Copyright 2015 Timesys Corporation.
3 * Copyright 2015 General Electric Company 3 * Copyright 2015 General Electric Company
4 * 4 *
5 * This file is dual-licensed: you can use it 5 * This file is dual-licensed: you can use it either under the terms
6 * of the GPL or the X11 license, at your opti 6 * of the GPL or the X11 license, at your option. Note that this dual
7 * licensing only applies to this file, and no 7 * licensing only applies to this file, and not this project as a
8 * whole. 8 * whole.
9 * 9 *
10 * a) This file is free software; you can red 10 * a) This file is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU Ge 11 * modify it under the terms of the GNU General Public License
12 * version 2 as published by the Free Soft 12 * version 2 as published by the Free Software Foundation.
13 * 13 *
14 * This file is distributed in the hope th 14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even 15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTIC 16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more det 17 * GNU General Public License for more details.
18 * 18 *
19 * Or, alternatively, 19 * Or, alternatively,
20 * 20 *
21 * b) Permission is hereby granted, free of c 21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and a 22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the 23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitati 24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribut 25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to per 26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject 27 * Software is furnished to do so, subject to the following
28 * conditions: 28 * conditions:
29 * 29 *
30 * The above copyright notice and this per 30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial p 31 * included in all copies or substantial portions of the Software.
32 * 32 *
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHO 33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT L 34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTI 35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE 36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGE 37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT 38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE 39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE. 40 * OTHER DEALINGS IN THE SOFTWARE.
41 */ 41 */
42 42
43 #include "imx6q-ba16.dtsi" 43 #include "imx6q-ba16.dtsi"
44 44
45 / { 45 / {
46 mclk: clock-mclk { 46 mclk: clock-mclk {
47 compatible = "fixed-clock"; 47 compatible = "fixed-clock";
48 #clock-cells = <0>; 48 #clock-cells = <0>;
49 clock-frequency = <22000000>; 49 clock-frequency = <22000000>;
50 }; 50 };
51 51
52 gpio-poweroff { 52 gpio-poweroff {
53 compatible = "gpio-poweroff"; 53 compatible = "gpio-poweroff";
54 gpios = <&gpio4 11 GPIO_ACTIVE 54 gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
55 status = "okay"; 55 status = "okay";
56 }; 56 };
57 57
58 reg_wl18xx_vmmc: regulator-wl18xx { 58 reg_wl18xx_vmmc: regulator-wl18xx {
59 compatible = "regulator-fixed" 59 compatible = "regulator-fixed";
60 regulator-name = "vwl1807"; 60 regulator-name = "vwl1807";
61 regulator-min-microvolt = <330 61 regulator-min-microvolt = <3300000>;
62 regulator-max-microvolt = <330 62 regulator-max-microvolt = <3300000>;
63 gpio = <&pca9539 3 GPIO_ACTIVE 63 gpio = <&pca9539 3 GPIO_ACTIVE_HIGH>;
64 startup-delay-us = <70000>; 64 startup-delay-us = <70000>;
65 enable-active-high; 65 enable-active-high;
66 }; 66 };
67 67
68 reg_wlan: regulator-wlan { 68 reg_wlan: regulator-wlan {
69 compatible = "regulator-fixed" 69 compatible = "regulator-fixed";
70 regulator-name = "3P3V_wlan"; 70 regulator-name = "3P3V_wlan";
71 regulator-min-microvolt = <330 71 regulator-min-microvolt = <3300000>;
72 regulator-max-microvolt = <330 72 regulator-max-microvolt = <3300000>;
73 regulator-always-on; 73 regulator-always-on;
74 regulator-boot-on; 74 regulator-boot-on;
75 gpio = <&gpio6 14 GPIO_ACTIVE_ 75 gpio = <&gpio6 14 GPIO_ACTIVE_HIGH>;
76 }; 76 };
77 77
78 sound { 78 sound {
79 compatible = "fsl,imx6q-ba16-s 79 compatible = "fsl,imx6q-ba16-sgtl5000",
80 "fsl,imx-audio-sg 80 "fsl,imx-audio-sgtl5000";
81 model = "imx6q-ba16-sgtl5000"; 81 model = "imx6q-ba16-sgtl5000";
82 ssi-controller = <&ssi1>; 82 ssi-controller = <&ssi1>;
83 audio-codec = <&sgtl5000>; 83 audio-codec = <&sgtl5000>;
84 audio-routing = 84 audio-routing =
85 "MIC_IN", "Mic Jack", 85 "MIC_IN", "Mic Jack",
86 "Mic Jack", "Mic Bias" 86 "Mic Jack", "Mic Bias",
87 "LINE_IN", "Line In Ja 87 "LINE_IN", "Line In Jack",
88 "Headphone Jack", "HP_ 88 "Headphone Jack", "HP_OUT";
89 mux-int-port = <1>; 89 mux-int-port = <1>;
90 mux-ext-port = <4>; 90 mux-ext-port = <4>;
91 }; 91 };
92 92
93 aliases { 93 aliases {
94 mdio-gpio0 = &mdio0; 94 mdio-gpio0 = &mdio0;
95 }; 95 };
96 96
97 mdio0: mdio-gpio { 97 mdio0: mdio-gpio {
98 compatible = "virtual,mdio-gpi 98 compatible = "virtual,mdio-gpio";
99 gpios = <&gpio2 5 GPIO_ACTIVE_ 99 gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>, /* mdc */
100 <&gpio2 7 GPIO_ACTIVE_ 100 <&gpio2 7 GPIO_ACTIVE_HIGH>; /* mdio */
101 101
102 #address-cells = <1>; 102 #address-cells = <1>;
103 #size-cells = <0>; 103 #size-cells = <0>;
104 104
105 switch: switch@0 { 105 switch: switch@0 {
106 compatible = "marvell, 106 compatible = "marvell,mv88e6085"; /* 88e6240*/
107 reg = <0>; 107 reg = <0>;
108 108
109 interrupt-parent = <&g 109 interrupt-parent = <&gpio2>;
110 interrupts = <2 IRQ_TY 110 interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
111 interrupt-controller; 111 interrupt-controller;
112 #interrupt-cells = <2> 112 #interrupt-cells = <2>;
113 113
114 switch_ports: ports { 114 switch_ports: ports {
115 #address-cells 115 #address-cells = <1>;
116 #size-cells = 116 #size-cells = <0>;
117 }; 117 };
118 118
119 mdio { 119 mdio {
120 #address-cells 120 #address-cells = <1>;
121 #size-cells = 121 #size-cells = <0>;
122 122
123 switchphy0: sw 123 switchphy0: switchphy@0 {
124 reg = 124 reg = <0>;
125 interr 125 interrupt-parent = <&switch>;
126 interr 126 interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
127 }; 127 };
128 128
129 switchphy1: sw 129 switchphy1: switchphy@1 {
130 reg = 130 reg = <1>;
131 interr 131 interrupt-parent = <&switch>;
132 interr 132 interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
133 }; 133 };
134 134
135 switchphy2: sw 135 switchphy2: switchphy@2 {
136 reg = 136 reg = <2>;
137 interr 137 interrupt-parent = <&switch>;
138 interr 138 interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
139 }; 139 };
140 140
141 switchphy3: sw 141 switchphy3: switchphy@3 {
142 reg = 142 reg = <3>;
143 interr 143 interrupt-parent = <&switch>;
144 interr 144 interrupts = <3 IRQ_TYPE_LEVEL_HIGH>;
145 }; 145 };
146 146
147 switchphy4: sw 147 switchphy4: switchphy@4 {
148 reg = 148 reg = <4>;
149 interr 149 interrupt-parent = <&switch>;
150 interr 150 interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
151 }; 151 };
152 }; 152 };
153 }; 153 };
154 }; 154 };
155 }; 155 };
156 156
157 &ecspi5 { 157 &ecspi5 {
158 cs-gpios = <&gpio1 17 GPIO_ACTIVE_LOW> 158 cs-gpios = <&gpio1 17 GPIO_ACTIVE_LOW>;
159 pinctrl-names = "default"; 159 pinctrl-names = "default";
160 pinctrl-0 = <&pinctrl_ecspi5>; 160 pinctrl-0 = <&pinctrl_ecspi5>;
161 status = "okay"; 161 status = "okay";
162 162
163 m25_eeprom: flash@0 { 163 m25_eeprom: flash@0 {
164 compatible = "atmel,at25"; 164 compatible = "atmel,at25";
165 spi-max-frequency = <10000000> 165 spi-max-frequency = <10000000>;
166 size = <0x8000>; 166 size = <0x8000>;
167 pagesize = <64>; 167 pagesize = <64>;
168 reg = <0>; 168 reg = <0>;
169 address-width = <16>; 169 address-width = <16>;
170 }; 170 };
171 }; 171 };
172 172
173 &i2c1 { 173 &i2c1 {
174 pinctrl-names = "default", "gpio"; 174 pinctrl-names = "default", "gpio";
175 pinctrl-1 = <&pinctrl_i2c1_gpio>; 175 pinctrl-1 = <&pinctrl_i2c1_gpio>;
176 sda-gpios = <&gpio5 26 (GPIO_ACTIVE_HI 176 sda-gpios = <&gpio5 26 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
177 scl-gpios = <&gpio5 27 (GPIO_ACTIVE_HI 177 scl-gpios = <&gpio5 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
178 178
179 pca9547: mux@70 { 179 pca9547: mux@70 {
180 compatible = "nxp,pca9547"; 180 compatible = "nxp,pca9547";
181 reg = <0x70>; 181 reg = <0x70>;
182 #address-cells = <1>; 182 #address-cells = <1>;
183 #size-cells = <0>; 183 #size-cells = <0>;
184 184
185 mux1_i2c1: i2c@0 { 185 mux1_i2c1: i2c@0 {
186 #address-cells = <1>; 186 #address-cells = <1>;
187 #size-cells = <0>; 187 #size-cells = <0>;
188 reg = <0x0>; 188 reg = <0x0>;
189 189
190 ads7830: ads7830@48 { 190 ads7830: ads7830@48 {
191 compatible = " 191 compatible = "ti,ads7830";
192 reg = <0x48>; 192 reg = <0x48>;
193 }; 193 };
194 194
195 mma8453: mma8453@1c { 195 mma8453: mma8453@1c {
196 compatible = " 196 compatible = "fsl,mma8453";
197 reg = <0x1c>; 197 reg = <0x1c>;
198 }; 198 };
199 }; 199 };
200 200
201 mux1_i2c2: i2c@1 { 201 mux1_i2c2: i2c@1 {
202 #address-cells = <1>; 202 #address-cells = <1>;
203 #size-cells = <0>; 203 #size-cells = <0>;
204 reg = <0x1>; 204 reg = <0x1>;
205 205
206 eeprom: eeprom@50 { 206 eeprom: eeprom@50 {
207 compatible = " 207 compatible = "atmel,24c08";
208 reg = <0x50>; 208 reg = <0x50>;
209 }; 209 };
210 210
211 mpl3115: mpl3115@60 { 211 mpl3115: mpl3115@60 {
212 compatible = " 212 compatible = "fsl,mpl3115";
213 reg = <0x60>; 213 reg = <0x60>;
214 }; 214 };
215 }; 215 };
216 216
217 mux1_i2c3: i2c@2 { 217 mux1_i2c3: i2c@2 {
218 #address-cells = <1>; 218 #address-cells = <1>;
219 #size-cells = <0>; 219 #size-cells = <0>;
220 reg = <0x2>; 220 reg = <0x2>;
221 }; 221 };
222 222
223 mux1_i2c4: i2c@3 { 223 mux1_i2c4: i2c@3 {
224 #address-cells = <1>; 224 #address-cells = <1>;
225 #size-cells = <0>; 225 #size-cells = <0>;
226 reg = <0x3>; 226 reg = <0x3>;
227 227
228 sgtl5000: codec@a { 228 sgtl5000: codec@a {
229 compatible = " 229 compatible = "fsl,sgtl5000";
230 reg = <0x0a>; 230 reg = <0x0a>;
231 #sound-dai-cel 231 #sound-dai-cells = <0>;
232 clocks = <&mcl 232 clocks = <&mclk>;
233 VDDA-supply = 233 VDDA-supply = <®_1p8v>;
234 VDDIO-supply = 234 VDDIO-supply = <®_3p3v>;
235 }; 235 };
236 }; 236 };
237 237
238 mux1_i2c5: i2c@4 { 238 mux1_i2c5: i2c@4 {
239 #address-cells = <1>; 239 #address-cells = <1>;
240 #size-cells = <0>; 240 #size-cells = <0>;
241 reg = <0x4>; 241 reg = <0x4>;
242 242
243 pca9539: pca9539@74 { 243 pca9539: pca9539@74 {
244 compatible = " 244 compatible = "nxp,pca9539";
245 reg = <0x74>; 245 reg = <0x74>;
246 gpio-controlle 246 gpio-controller;
247 #gpio-cells = 247 #gpio-cells = <2>;
248 #interrupt-cel 248 #interrupt-cells = <2>;
249 interrupt-cont 249 interrupt-controller;
250 interrupt-pare 250 interrupt-parent = <&gpio2>;
251 interrupts = < 251 interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
252 252
253 P12-hog { 253 P12-hog {
254 gpio-h 254 gpio-hog;
255 gpios 255 gpios = <10 0>;
256 output 256 output-low;
257 line-n 257 line-name = "PCA9539-P12";
258 }; 258 };
259 259
260 P13-hog { 260 P13-hog {
261 gpio-h 261 gpio-hog;
262 gpios 262 gpios = <11 0>;
263 output 263 output-low;
264 line-n 264 line-name = "PCA9539-P13";
265 }; 265 };
266 266
267 P14-hog { 267 P14-hog {
268 gpio-h 268 gpio-hog;
269 gpios 269 gpios = <12 0>;
270 output 270 output-low;
271 line-n 271 line-name = "PCA9539-P14";
272 }; 272 };
273 273
274 P15-hog { 274 P15-hog {
275 gpio-h 275 gpio-hog;
276 gpios 276 gpios = <13 0>;
277 output 277 output-low;
278 line-n 278 line-name = "PCA9539-P15";
279 }; 279 };
280 280
281 P16-hog { 281 P16-hog {
282 gpio-h 282 gpio-hog;
283 gpios 283 gpios = <14 0>;
284 output 284 output-low;
285 line-n 285 line-name = "PCA9539-P16";
286 }; 286 };
287 287
288 P17-hog { 288 P17-hog {
289 gpio-h 289 gpio-hog;
290 gpios 290 gpios = <15 0>;
291 output 291 output-low;
292 line-n 292 line-name = "PCA9539-P17";
293 }; 293 };
294 }; 294 };
295 }; 295 };
296 296
297 mux1_i2c6: i2c@5 { 297 mux1_i2c6: i2c@5 {
298 #address-cells = <1>; 298 #address-cells = <1>;
299 #size-cells = <0>; 299 #size-cells = <0>;
300 reg = <0x5>; 300 reg = <0x5>;
301 }; 301 };
302 302
303 mux1_i2c7: i2c@6 { 303 mux1_i2c7: i2c@6 {
304 #address-cells = <1>; 304 #address-cells = <1>;
305 #size-cells = <0>; 305 #size-cells = <0>;
306 reg = <0x6>; 306 reg = <0x6>;
307 }; 307 };
308 308
309 mux1_i2c8: i2c@7 { 309 mux1_i2c8: i2c@7 {
310 #address-cells = <1>; 310 #address-cells = <1>;
311 #size-cells = <0>; 311 #size-cells = <0>;
312 reg = <0x7>; 312 reg = <0x7>;
313 }; 313 };
314 }; 314 };
315 }; 315 };
316 316
317 &i2c2 { 317 &i2c2 {
318 pinctrl-names = "default", "gpio"; 318 pinctrl-names = "default", "gpio";
319 pinctrl-1 = <&pinctrl_i2c2_gpio>; 319 pinctrl-1 = <&pinctrl_i2c2_gpio>;
320 sda-gpios = <&gpio4 13 (GPIO_ACTIVE_HI 320 sda-gpios = <&gpio4 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
321 scl-gpios = <&gpio4 12 (GPIO_ACTIVE_HI 321 scl-gpios = <&gpio4 12 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
322 }; 322 };
323 323
324 &i2c3 { 324 &i2c3 {
325 pinctrl-names = "default", "gpio"; 325 pinctrl-names = "default", "gpio";
326 pinctrl-1 = <&pinctrl_i2c3_gpio>; 326 pinctrl-1 = <&pinctrl_i2c3_gpio>;
327 sda-gpios = <&gpio1 6 (GPIO_ACTIVE_HIG 327 sda-gpios = <&gpio1 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
328 scl-gpios = <&gpio1 3 (GPIO_ACTIVE_HIG 328 scl-gpios = <&gpio1 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
329 }; 329 };
330 330
331 &iomuxc { 331 &iomuxc {
332 pinctrl_i2c1_gpio: i2c1gpiogrp { 332 pinctrl_i2c1_gpio: i2c1gpiogrp {
333 fsl,pins = < 333 fsl,pins = <
334 MX6QDL_PAD_CSI0_DAT8__ 334 MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 0x1b0b0
335 MX6QDL_PAD_CSI0_DAT9__ 335 MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 0x1b0b0
336 >; 336 >;
337 }; 337 };
338 338
339 pinctrl_i2c2_gpio: i2c2gpiogrp { 339 pinctrl_i2c2_gpio: i2c2gpiogrp {
340 fsl,pins = < 340 fsl,pins = <
341 MX6QDL_PAD_KEY_COL3__G 341 MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x1b0b0
342 MX6QDL_PAD_KEY_ROW3__G 342 MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x1b0b0
343 >; 343 >;
344 }; 344 };
345 345
346 pinctrl_i2c3_gpio: i2c3gpiogrp { 346 pinctrl_i2c3_gpio: i2c3gpiogrp {
347 fsl,pins = < 347 fsl,pins = <
348 MX6QDL_PAD_GPIO_3__GPI 348 MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x1b0b0
349 MX6QDL_PAD_GPIO_6__GPI 349 MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x1b0b0
350 >; 350 >;
351 }; 351 };
352 }; 352 };
353 353
354 &pmu { 354 &pmu {
355 secure-reg-access; 355 secure-reg-access;
356 }; 356 };
357 357
358 &usdhc2 { 358 &usdhc2 {
359 status = "disabled"; 359 status = "disabled";
360 }; 360 };
361 361
362 &usdhc4 { 362 &usdhc4 {
363 pinctrl-names = "default"; 363 pinctrl-names = "default";
364 pinctrl-0 = <&pinctrl_usdhc4>; 364 pinctrl-0 = <&pinctrl_usdhc4>;
365 bus-width = <4>; 365 bus-width = <4>;
366 vmmc-supply = <®_wl18xx_vmmc>; 366 vmmc-supply = <®_wl18xx_vmmc>;
367 no-1-8-v; 367 no-1-8-v;
368 non-removable; 368 non-removable;
369 wakeup-source; 369 wakeup-source;
370 keep-power-in-suspend; 370 keep-power-in-suspend;
371 cap-power-off-card; 371 cap-power-off-card;
372 max-frequency = <25000000>; 372 max-frequency = <25000000>;
373 #address-cells = <1>; 373 #address-cells = <1>;
374 #size-cells = <0>; 374 #size-cells = <0>;
375 status = "okay"; 375 status = "okay";
376 376
377 wlcore: wlcore@2 { 377 wlcore: wlcore@2 {
378 compatible = "ti,wl1837"; 378 compatible = "ti,wl1837";
379 reg = <2>; 379 reg = <2>;
380 interrupt-parent = <&gpio2>; 380 interrupt-parent = <&gpio2>;
381 interrupts = <6 IRQ_TYPE_LEVEL 381 interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;
382 tcxo-clock-frequency = <260000 382 tcxo-clock-frequency = <26000000>;
383 }; 383 };
384 }; 384 };
385 385
386 &pcie { 386 &pcie {
387 /* Synopsys, Inc. Device */ 387 /* Synopsys, Inc. Device */
388 pci_root: root@0,0 { 388 pci_root: root@0,0 {
389 compatible = "pci16c3,abcd"; 389 compatible = "pci16c3,abcd";
390 reg = <0x00000000 0 0 0 0>; 390 reg = <0x00000000 0 0 0 0>;
391 391
392 #address-cells = <3>; 392 #address-cells = <3>;
393 #size-cells = <2>; 393 #size-cells = <2>;
394 }; 394 };
395 }; 395 };
396 396
397 &clks { 397 &clks {
398 assigned-clocks = <&clks IMX6QDL_CLK_L 398 assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
399 <&clks IMX6QDL_CLK_L 399 <&clks IMX6QDL_CLK_LDB_DI1_SEL>,
400 <&clks IMX6QDL_CLK_I 400 <&clks IMX6QDL_CLK_IPU1_DI0_PRE_SEL>,
401 <&clks IMX6QDL_CLK_I 401 <&clks IMX6QDL_CLK_IPU1_DI1_PRE_SEL>,
402 <&clks IMX6QDL_CLK_I 402 <&clks IMX6QDL_CLK_IPU2_DI0_PRE_SEL>,
403 <&clks IMX6QDL_CLK_I 403 <&clks IMX6QDL_CLK_IPU2_DI1_PRE_SEL>;
404 assigned-clock-parents = <&clks IMX6QD 404 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
405 <&clks IMX6QD 405 <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>,
406 <&clks IMX6QD 406 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
407 <&clks IMX6QD 407 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
408 <&clks IMX6QD 408 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
409 <&clks IMX6QD 409 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
410 }; 410 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.