~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm/realtek/rtd1195.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm/realtek/rtd1195.dtsi (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm/realtek/rtd1195.dtsi (Version linux-5.0.21)


  1 // SPDX-License-Identifier: (GPL-2.0-or-later     
  2 /*                                                
  3  * Copyright (c) 2017-2019 Andreas Färber        
  4  */                                               
  5                                                   
  6 /memreserve/ 0x00000000 0x0000a800; /* boot co    
  7 /memreserve/ 0x0000a800 0x000f5800;               
  8 /memreserve/ 0x17fff000 0x00001000;               
  9                                                   
 10 #include <dt-bindings/interrupt-controller/arm    
 11 #include <dt-bindings/reset/realtek,rtd1195.h>    
 12                                                   
 13 / {                                               
 14         compatible = "realtek,rtd1195";           
 15         interrupt-parent = <&gic>;                
 16         #address-cells = <1>;                     
 17         #size-cells = <1>;                        
 18                                                   
 19         cpus {                                    
 20                 #address-cells = <1>;             
 21                 #size-cells = <0>;                
 22                                                   
 23                 cpu0: cpu@0 {                     
 24                         device_type = "cpu";      
 25                         compatible = "arm,cort    
 26                         reg = <0x0>;              
 27                         clock-frequency = <100    
 28                 };                                
 29                                                   
 30                 cpu1: cpu@1 {                     
 31                         device_type = "cpu";      
 32                         compatible = "arm,cort    
 33                         reg = <0x1>;              
 34                         clock-frequency = <100    
 35                 };                                
 36         };                                        
 37                                                   
 38         reserved-memory {                         
 39                 #address-cells = <1>;             
 40                 #size-cells = <1>;                
 41                 ranges;                           
 42                                                   
 43                 rpc_comm: rpc@b000 {              
 44                         reg = <0x0000b000 0x10    
 45                 };                                
 46                                                   
 47                 audio@1b00000 {                   
 48                         reg = <0x01b00000 0x40    
 49                 };                                
 50                                                   
 51                 rpc_ringbuf: rpc@1ffe000 {        
 52                         reg = <0x01ffe000 0x40    
 53                 };                                
 54                                                   
 55                 secure@10000000 {                 
 56                         reg = <0x10000000 0x10    
 57                         no-map;                   
 58                 };                                
 59         };                                        
 60                                                   
 61         arm-pmu {                                 
 62                 compatible = "arm,cortex-a7-pm    
 63                 interrupts = <GIC_SPI 48 IRQ_T    
 64                              <GIC_SPI 49 IRQ_T    
 65                 interrupt-affinity = <&cpu0>,     
 66         };                                        
 67                                                   
 68         timer {                                   
 69                 compatible = "arm,armv7-timer"    
 70                 interrupts = <GIC_PPI 13          
 71                         (GIC_CPU_MASK_SIMPLE(2    
 72                              <GIC_PPI 14          
 73                         (GIC_CPU_MASK_SIMPLE(2    
 74                              <GIC_PPI 11          
 75                         (GIC_CPU_MASK_SIMPLE(2    
 76                              <GIC_PPI 10          
 77                         (GIC_CPU_MASK_SIMPLE(2    
 78                 clock-frequency = <27000000>;     
 79         };                                        
 80                                                   
 81         osc27M: osc {                             
 82                 compatible = "fixed-clock";       
 83                 clock-frequency = <27000000>;     
 84                 #clock-cells = <0>;               
 85                 clock-output-names = "osc27M";    
 86         };                                        
 87                                                   
 88         soc {                                     
 89                 compatible = "simple-bus";        
 90                 #address-cells = <1>;             
 91                 #size-cells = <1>;                
 92                 ranges = <0x00000000 0x0000000    
 93                          <0x18000000 0x1800000    
 94                          <0x18100000 0x1810000    
 95                          <0x80000000 0x8000000    
 96                                                   
 97                 rbus: bus@18000000 {              
 98                         compatible = "simple-b    
 99                         reg = <0x18000000 0x70    
100                         #address-cells = <1>;     
101                         #size-cells = <1>;        
102                         ranges = <0x0 0x180000    
103                                                   
104                         crt: syscon@0 {           
105                                 compatible = "    
106                                 reg = <0x0 0x1    
107                                 reg-io-width =    
108                                 #address-cells    
109                                 #size-cells =     
110                                 ranges = <0x0     
111                         };                        
112                                                   
113                         iso: syscon@7000 {        
114                                 compatible = "    
115                                 reg = <0x7000     
116                                 reg-io-width =    
117                                 #address-cells    
118                                 #size-cells =     
119                                 ranges = <0x0     
120                         };                        
121                                                   
122                         sb2: syscon@1a000 {       
123                                 compatible = "    
124                                 reg = <0x1a000    
125                                 reg-io-width =    
126                                 #address-cells    
127                                 #size-cells =     
128                                 ranges = <0x0     
129                         };                        
130                                                   
131                         misc: syscon@1b000 {      
132                                 compatible = "    
133                                 reg = <0x1b000    
134                                 reg-io-width =    
135                                 #address-cells    
136                                 #size-cells =     
137                                 ranges = <0x0     
138                         };                        
139                                                   
140                         scpu_wrapper: syscon@1    
141                                 compatible = "    
142                                 reg = <0x1d000    
143                                 reg-io-width =    
144                                 #address-cells    
145                                 #size-cells =     
146                                 ranges = <0x0     
147                         };                        
148                 };                                
149                                                   
150                 gic: interrupt-controller@ff01    
151                         compatible = "arm,cort    
152                         reg = <0xff011000 0x10    
153                               <0xff012000 0x20    
154                               <0xff014000 0x20    
155                               <0xff016000 0x20    
156                         interrupts = <GIC_PPI     
157                         interrupt-controller;     
158                         #interrupt-cells = <3>    
159                 };                                
160         };                                        
161 };                                                
162                                                   
163 &crt {                                            
164         reset1: reset-controller@0 {              
165                 compatible = "snps,dw-low-rese    
166                 reg = <0x0 0x4>;                  
167                 #reset-cells = <1>;               
168         };                                        
169                                                   
170         reset2: reset-controller@4 {              
171                 compatible = "snps,dw-low-rese    
172                 reg = <0x4 0x4>;                  
173                 #reset-cells = <1>;               
174         };                                        
175                                                   
176         reset3: reset-controller@8 {              
177                 compatible = "snps,dw-low-rese    
178                 reg = <0x8 0x4>;                  
179                 #reset-cells = <1>;               
180         };                                        
181 };                                                
182                                                   
183 &iso {                                            
184         iso_reset: reset-controller@88 {          
185                 compatible = "snps,dw-low-rese    
186                 reg = <0x88 0x4>;                 
187                 #reset-cells = <1>;               
188         };                                        
189                                                   
190         wdt: watchdog@680 {                       
191                 compatible = "realtek,rtd1295-    
192                 reg = <0x680 0x100>;              
193                 clocks = <&osc27M>;               
194         };                                        
195                                                   
196         uart0: serial@800 {                       
197                 compatible = "snps,dw-apb-uart    
198                 reg = <0x800 0x400>;              
199                 reg-shift = <2>;                  
200                 reg-io-width = <4>;               
201                 resets = <&iso_reset RTD1195_I    
202                 clock-frequency = <27000000>;     
203                 status = "disabled";              
204         };                                        
205 };                                                
206                                                   
207 &misc {                                           
208         uart1: serial@200 {                       
209                 compatible = "snps,dw-apb-uart    
210                 reg = <0x200 0x100>;              
211                 reg-shift = <2>;                  
212                 reg-io-width = <4>;               
213                 resets = <&reset2 RTD1195_RSTN    
214                 clock-frequency = <27000000>;     
215                 status = "disabled";              
216         };                                        
217 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php