1 // SPDX-License-Identifier: GPL-2.0
2 /*
3 * Device Tree Source for the R-Mobile A1 (R8A
4 *
5 * Copyright (C) 2012 Renesas Solutions Corp.
6 */
7
8 #include <dt-bindings/clock/r8a7740-clock.h>
9 #include <dt-bindings/interrupt-controller/arm
10 #include <dt-bindings/interrupt-controller/irq
11
12 / {
13 compatible = "renesas,r8a7740";
14 interrupt-parent = <&gic>;
15 #address-cells = <1>;
16 #size-cells = <1>;
17
18 cpus {
19 #address-cells = <1>;
20 #size-cells = <0>;
21 cpu@0 {
22 compatible = "arm,cort
23 device_type = "cpu";
24 reg = <0x0>;
25 clock-frequency = <800
26 power-domains = <&pd_a
27 next-level-cache = <&L
28 };
29 };
30
31 gic: interrupt-controller@c2800000 {
32 compatible = "arm,pl390";
33 #interrupt-cells = <3>;
34 interrupt-controller;
35 reg = <0xc2800000 0x1000>,
36 <0xc2000000 0x1000>;
37 };
38
39 L2: cache-controller@f0100000 {
40 compatible = "arm,pl310-cache"
41 reg = <0xf0100000 0x1000>;
42 interrupts = <GIC_SPI 84 IRQ_T
43 power-domains = <&pd_a3sm>;
44 arm,data-latency = <3 3 3>;
45 arm,tag-latency = <2 2 2>;
46 arm,shared-override;
47 cache-unified;
48 cache-level = <2>;
49 };
50
51 dbsc3: memory-controller@fe400000 {
52 compatible = "renesas,dbsc3-r8
53 reg = <0xfe400000 0x400>;
54 power-domains = <&pd_a4s>;
55 };
56
57 pmu {
58 compatible = "arm,cortex-a9-pm
59 interrupts = <GIC_SPI 83 IRQ_T
60 };
61
62 ptm {
63 compatible = "arm,coresight-et
64 power-domains = <&pd_d4>;
65 };
66
67 ceu0: ceu@fe910000 {
68 reg = <0xfe910000 0x3000>;
69 compatible = "renesas,r8a7740-
70 interrupts = <GIC_SPI 160 IRQ_
71 clocks = <&mstp1_clks R8A7740_
72 power-domains = <&pd_a4r>;
73 status = "disabled";
74 };
75
76 ceu1: ceu@fe914000 {
77 reg = <0xfe914000 0x3000>;
78 compatible = "renesas,r8a7740-
79 interrupts = <GIC_SPI 159 IRQ_
80 clocks = <&mstp1_clks R8A7740_
81 power-domains = <&pd_a4r>;
82 status = "disabled";
83 };
84
85 cmt1: timer@e6138000 {
86 compatible = "renesas,r8a7740-
87 reg = <0xe6138000 0x170>;
88 interrupts = <GIC_SPI 58 IRQ_T
89 clocks = <&mstp3_clks R8A7740_
90 clock-names = "fck";
91 power-domains = <&pd_c5>;
92 status = "disabled";
93 };
94
95 /* irqpin0: IRQ0 - IRQ7 */
96 irqpin0: interrupt-controller@e6900000
97 compatible = "renesas,intc-irq
98 #interrupt-cells = <2>;
99 interrupt-controller;
100 reg = <0xe6900000 4>,
101 <0xe6900010 4>,
102 <0xe6900020 1>,
103 <0xe6900040 1>,
104 <0xe6900060 1>;
105 interrupts = <GIC_SPI 149 IRQ_
106 <GIC_SPI 149 IRQ_
107 <GIC_SPI 149 IRQ_
108 <GIC_SPI 149 IRQ_
109 <GIC_SPI 149 IRQ_
110 <GIC_SPI 149 IRQ_
111 <GIC_SPI 149 IRQ_
112 <GIC_SPI 149 IRQ_
113 clocks = <&mstp2_clks R8A7740_
114 power-domains = <&pd_a4s>;
115 };
116
117 /* irqpin1: IRQ8 - IRQ15 */
118 irqpin1: interrupt-controller@e6900004
119 compatible = "renesas,intc-irq
120 #interrupt-cells = <2>;
121 interrupt-controller;
122 reg = <0xe6900004 4>,
123 <0xe6900014 4>,
124 <0xe6900024 1>,
125 <0xe6900044 1>,
126 <0xe6900064 1>;
127 interrupts = <GIC_SPI 149 IRQ_
128 <GIC_SPI 149 IRQ_
129 <GIC_SPI 149 IRQ_
130 <GIC_SPI 149 IRQ_
131 <GIC_SPI 149 IRQ_
132 <GIC_SPI 149 IRQ_
133 <GIC_SPI 149 IRQ_
134 <GIC_SPI 149 IRQ_
135 clocks = <&mstp2_clks R8A7740_
136 power-domains = <&pd_a4s>;
137 };
138
139 /* irqpin2: IRQ16 - IRQ23 */
140 irqpin2: interrupt-controller@e6900008
141 compatible = "renesas,intc-irq
142 #interrupt-cells = <2>;
143 interrupt-controller;
144 reg = <0xe6900008 4>,
145 <0xe6900018 4>,
146 <0xe6900028 1>,
147 <0xe6900048 1>,
148 <0xe6900068 1>;
149 interrupts = <GIC_SPI 149 IRQ_
150 <GIC_SPI 149 IRQ_
151 <GIC_SPI 149 IRQ_
152 <GIC_SPI 149 IRQ_
153 <GIC_SPI 149 IRQ_
154 <GIC_SPI 149 IRQ_
155 <GIC_SPI 149 IRQ_
156 <GIC_SPI 149 IRQ_
157 clocks = <&mstp2_clks R8A7740_
158 power-domains = <&pd_a4s>;
159 };
160
161 /* irqpin3: IRQ24 - IRQ31 */
162 irqpin3: interrupt-controller@e690000c
163 compatible = "renesas,intc-irq
164 #interrupt-cells = <2>;
165 interrupt-controller;
166 reg = <0xe690000c 4>,
167 <0xe690001c 4>,
168 <0xe690002c 1>,
169 <0xe690004c 1>,
170 <0xe690006c 1>;
171 interrupts = <GIC_SPI 149 IRQ_
172 <GIC_SPI 149 IRQ_
173 <GIC_SPI 149 IRQ_
174 <GIC_SPI 149 IRQ_
175 <GIC_SPI 149 IRQ_
176 <GIC_SPI 149 IRQ_
177 <GIC_SPI 149 IRQ_
178 <GIC_SPI 149 IRQ_
179 clocks = <&mstp2_clks R8A7740_
180 power-domains = <&pd_a4s>;
181 };
182
183 ether: ethernet@e9a00000 {
184 compatible = "renesas,gether-r
185 reg = <0xe9a00000 0x800>,
186 <0xe9a01800 0x800>;
187 interrupts = <GIC_SPI 110 IRQ_
188 clocks = <&mstp3_clks R8A7740_
189 power-domains = <&pd_a4s>;
190 phy-mode = "mii";
191 #address-cells = <1>;
192 #size-cells = <0>;
193 status = "disabled";
194 };
195
196 i2c0: i2c@fff20000 {
197 #address-cells = <1>;
198 #size-cells = <0>;
199 compatible = "renesas,iic-r8a7
200 reg = <0xfff20000 0x425>;
201 interrupts = <GIC_SPI 201 IRQ_
202 <GIC_SPI 202 IRQ_
203 <GIC_SPI 203 IRQ_
204 <GIC_SPI 204 IRQ_
205 clocks = <&mstp1_clks R8A7740_
206 power-domains = <&pd_a4r>;
207 status = "disabled";
208 };
209
210 i2c1: i2c@e6c20000 {
211 #address-cells = <1>;
212 #size-cells = <0>;
213 compatible = "renesas,iic-r8a7
214 reg = <0xe6c20000 0x425>;
215 interrupts = <GIC_SPI 70 IRQ_T
216 <GIC_SPI 71 IRQ_T
217 <GIC_SPI 72 IRQ_T
218 <GIC_SPI 73 IRQ_T
219 clocks = <&mstp3_clks R8A7740_
220 power-domains = <&pd_a3sp>;
221 status = "disabled";
222 };
223
224 scifa0: serial@e6c40000 {
225 compatible = "renesas,scifa-r8
226 reg = <0xe6c40000 0x100>;
227 interrupts = <GIC_SPI 100 IRQ_
228 clocks = <&mstp2_clks R8A7740_
229 clock-names = "fck";
230 power-domains = <&pd_a3sp>;
231 status = "disabled";
232 };
233
234 scifa1: serial@e6c50000 {
235 compatible = "renesas,scifa-r8
236 reg = <0xe6c50000 0x100>;
237 interrupts = <GIC_SPI 101 IRQ_
238 clocks = <&mstp2_clks R8A7740_
239 clock-names = "fck";
240 power-domains = <&pd_a3sp>;
241 status = "disabled";
242 };
243
244 scifa2: serial@e6c60000 {
245 compatible = "renesas,scifa-r8
246 reg = <0xe6c60000 0x100>;
247 interrupts = <GIC_SPI 102 IRQ_
248 clocks = <&mstp2_clks R8A7740_
249 clock-names = "fck";
250 power-domains = <&pd_a3sp>;
251 status = "disabled";
252 };
253
254 scifa3: serial@e6c70000 {
255 compatible = "renesas,scifa-r8
256 reg = <0xe6c70000 0x100>;
257 interrupts = <GIC_SPI 103 IRQ_
258 clocks = <&mstp2_clks R8A7740_
259 clock-names = "fck";
260 power-domains = <&pd_a3sp>;
261 status = "disabled";
262 };
263
264 scifa4: serial@e6c80000 {
265 compatible = "renesas,scifa-r8
266 reg = <0xe6c80000 0x100>;
267 interrupts = <GIC_SPI 104 IRQ_
268 clocks = <&mstp2_clks R8A7740_
269 clock-names = "fck";
270 power-domains = <&pd_a3sp>;
271 status = "disabled";
272 };
273
274 scifa5: serial@e6cb0000 {
275 compatible = "renesas,scifa-r8
276 reg = <0xe6cb0000 0x100>;
277 interrupts = <GIC_SPI 105 IRQ_
278 clocks = <&mstp2_clks R8A7740_
279 clock-names = "fck";
280 power-domains = <&pd_a3sp>;
281 status = "disabled";
282 };
283
284 scifa6: serial@e6cc0000 {
285 compatible = "renesas,scifa-r8
286 reg = <0xe6cc0000 0x100>;
287 interrupts = <GIC_SPI 106 IRQ_
288 clocks = <&mstp2_clks R8A7740_
289 clock-names = "fck";
290 power-domains = <&pd_a3sp>;
291 status = "disabled";
292 };
293
294 scifa7: serial@e6cd0000 {
295 compatible = "renesas,scifa-r8
296 reg = <0xe6cd0000 0x100>;
297 interrupts = <GIC_SPI 107 IRQ_
298 clocks = <&mstp2_clks R8A7740_
299 clock-names = "fck";
300 power-domains = <&pd_a3sp>;
301 status = "disabled";
302 };
303
304 scifb: serial@e6c30000 {
305 compatible = "renesas,scifb-r8
306 reg = <0xe6c30000 0x100>;
307 interrupts = <GIC_SPI 108 IRQ_
308 clocks = <&mstp2_clks R8A7740_
309 clock-names = "fck";
310 power-domains = <&pd_a3sp>;
311 status = "disabled";
312 };
313
314 pfc: pinctrl@e6050000 {
315 compatible = "renesas,pfc-r8a7
316 reg = <0xe6050000 0x8000>,
317 <0xe605800c 0x20>;
318 gpio-controller;
319 #gpio-cells = <2>;
320 gpio-ranges = <&pfc 0 0 212>;
321 interrupts-extended =
322 <&irqpin0 0 0>, <&irqp
323 <&irqpin0 4 0>, <&irqp
324 <&irqpin1 0 0>, <&irqp
325 <&irqpin1 4 0>, <&irqp
326 <&irqpin2 0 0>, <&irqp
327 <&irqpin2 4 0>, <&irqp
328 <&irqpin3 0 0>, <&irqp
329 <&irqpin3 4 0>, <&irqp
330 power-domains = <&pd_c5>;
331 };
332
333 tpu: pwm@e6600000 {
334 compatible = "renesas,tpu-r8a7
335 reg = <0xe6600000 0x148>;
336 clocks = <&mstp3_clks R8A7740_
337 power-domains = <&pd_a3sp>;
338 status = "disabled";
339 #pwm-cells = <3>;
340 };
341
342 mmcif0: mmc@e6bd0000 {
343 compatible = "renesas,mmcif-r8
344 reg = <0xe6bd0000 0x100>;
345 interrupts = <GIC_SPI 56 IRQ_T
346 <GIC_SPI 57 IRQ_T
347 clocks = <&mstp3_clks R8A7740_
348 power-domains = <&pd_a3sp>;
349 status = "disabled";
350 };
351
352 sdhi0: mmc@e6850000 {
353 compatible = "renesas,sdhi-r8a
354 reg = <0xe6850000 0x100>;
355 interrupts = <GIC_SPI 117 IRQ_
356 <GIC_SPI 118 IRQ_
357 <GIC_SPI 119 IRQ_
358 clocks = <&mstp3_clks R8A7740_
359 power-domains = <&pd_a3sp>;
360 cap-sd-highspeed;
361 cap-sdio-irq;
362 status = "disabled";
363 };
364
365 sdhi1: mmc@e6860000 {
366 compatible = "renesas,sdhi-r8a
367 reg = <0xe6860000 0x100>;
368 interrupts = <GIC_SPI 121 IRQ_
369 <GIC_SPI 122 IRQ_
370 <GIC_SPI 123 IRQ_
371 clocks = <&mstp3_clks R8A7740_
372 power-domains = <&pd_a3sp>;
373 cap-sd-highspeed;
374 cap-sdio-irq;
375 status = "disabled";
376 };
377
378 sdhi2: mmc@e6870000 {
379 compatible = "renesas,sdhi-r8a
380 reg = <0xe6870000 0x100>;
381 interrupts = <GIC_SPI 125 IRQ_
382 <GIC_SPI 126 IRQ_
383 <GIC_SPI 127 IRQ_
384 clocks = <&mstp4_clks R8A7740_
385 power-domains = <&pd_a3sp>;
386 cap-sd-highspeed;
387 cap-sdio-irq;
388 status = "disabled";
389 };
390
391 sh_fsi2: sound@fe1f0000 {
392 #sound-dai-cells = <1>;
393 compatible = "renesas,fsi2-r8a
394 reg = <0xfe1f0000 0x400>;
395 interrupts = <GIC_SPI 9 0x4>;
396 clocks = <&mstp3_clks R8A7740_
397 power-domains = <&pd_a4mp>;
398 status = "disabled";
399 };
400
401 lcdc0: lcd-controller@fe940000 {
402 compatible = "renesas,r8a7740-
403 reg = <0xfe940000 0x4000>;
404 interrupts = <GIC_SPI 177 IRQ_
405 clocks = <&mstp1_clks R8A7740_
406 <&cpg_clocks R8A7740_
407 <&vou_clk>;
408 clock-names = "fck", "media",
409 power-domains = <&pd_a4lc>;
410 status = "disabled";
411
412 ports {
413 #address-cells = <1>;
414 #size-cells = <0>;
415
416 port@0 {
417 reg = <0>;
418
419 lcdc0_rgb: end
420 };
421 };
422 };
423 };
424
425 lcdc1: lcd-controller@fe944000 {
426 compatible = "renesas,r8a7740-
427 reg = <0xfe944000 0x4000>;
428 interrupts = <GIC_SPI 178 IRQ_
429 clocks = <&mstp1_clks R8A7740_
430 <&cpg_clocks R8A7740_
431 <&vou_clk>;
432 clock-names = "fck", "media",
433 power-domains = <&pd_a4lc>;
434 status = "disabled";
435
436 ports {
437 #address-cells = <1>;
438 #size-cells = <0>;
439
440 port@0 {
441 reg = <0>;
442
443 lcdc1_rgb: end
444 };
445 };
446
447 port@1 {
448 reg = <1>;
449
450 lcdc1_hdmi: en
451 };
452 };
453 };
454 };
455
456 tmu0: timer@fff80000 {
457 compatible = "renesas,tmu-r8a7
458 reg = <0xfff80000 0x2c>;
459 interrupts = <GIC_SPI 198 IRQ_
460 <GIC_SPI 199 IRQ_
461 <GIC_SPI 200 IRQ_
462 interrupt-names = "tuni0", "tu
463 clocks = <&mstp1_clks R8A7740_
464 clock-names = "fck";
465 power-domains = <&pd_a4r>;
466
467 #renesas,channels = <3>;
468
469 status = "disabled";
470 };
471
472 tmu1: timer@fff90000 {
473 compatible = "renesas,tmu-r8a7
474 reg = <0xfff90000 0x2c>;
475 interrupts = <GIC_SPI 170 IRQ_
476 <GIC_SPI 171 IRQ_
477 <GIC_SPI 172 IRQ_
478 interrupt-names = "tuni0", "tu
479 clocks = <&mstp1_clks R8A7740_
480 clock-names = "fck";
481 power-domains = <&pd_a4r>;
482
483 #renesas,channels = <3>;
484
485 status = "disabled";
486 };
487
488 clocks {
489 #address-cells = <1>;
490 #size-cells = <1>;
491 ranges;
492
493 /* External root clock */
494 extalr_clk: extalr {
495 compatible = "fixed-cl
496 #clock-cells = <0>;
497 clock-frequency = <327
498 };
499 extal1_clk: extal1 {
500 compatible = "fixed-cl
501 #clock-cells = <0>;
502 clock-frequency = <0>;
503 };
504 extal2_clk: extal2 {
505 compatible = "fixed-cl
506 #clock-cells = <0>;
507 clock-frequency = <0>;
508 };
509 dv_clk: dv {
510 compatible = "fixed-cl
511 #clock-cells = <0>;
512 clock-frequency = <270
513 };
514 fmsick_clk: fmsick {
515 compatible = "fixed-cl
516 #clock-cells = <0>;
517 clock-frequency = <0>;
518 };
519 fmsock_clk: fmsock {
520 compatible = "fixed-cl
521 #clock-cells = <0>;
522 clock-frequency = <0>;
523 };
524 fsiack_clk: fsiack {
525 compatible = "fixed-cl
526 #clock-cells = <0>;
527 clock-frequency = <0>;
528 };
529 fsibck_clk: fsibck {
530 compatible = "fixed-cl
531 #clock-cells = <0>;
532 clock-frequency = <0>;
533 };
534 lcdlclk0_clk: lcdlclk0 {
535 compatible = "fixed-cl
536 #clock-cells = <0>;
537 clock-frequency = <0>;
538 };
539 lcdlclk1_clk: lcdlclk1 {
540 compatible = "fixed-cl
541 #clock-cells = <0>;
542 clock-frequency = <0>;
543 };
544
545 /* Special CPG clocks */
546 cpg_clocks: cpg_clocks@e615000
547 compatible = "renesas,
548 reg = <0xe6150000 0x10
549 clocks = <&extal1_clk>
550 #clock-cells = <1>;
551 clock-output-names = "
552 "
553 "
554 "
555 "
556 "
557 };
558
559 /* Variable factor clocks (DIV
560 vclk1_clk: vclk1@e6150008 {
561 compatible = "renesas,
562 reg = <0xe6150008 4>;
563 clocks = <&pllc1_div2_
564 <&cpg_clocks
565 <&extal1_div2
566 <0>;
567 #clock-cells = <0>;
568 };
569 vclk2_clk: vclk2@e615000c {
570 compatible = "renesas,
571 reg = <0xe615000c 4>;
572 clocks = <&pllc1_div2_
573 <&cpg_clocks
574 <&extal1_div2
575 <0>;
576 #clock-cells = <0>;
577 };
578 fmsi_clk: fmsi@e6150010 {
579 compatible = "renesas,
580 reg = <0xe6150010 4>;
581 clocks = <&pllc1_div2_
582 #clock-cells = <0>;
583 };
584 fmso_clk: fmso@e6150014 {
585 compatible = "renesas,
586 reg = <0xe6150014 4>;
587 clocks = <&pllc1_div2_
588 #clock-cells = <0>;
589 };
590 fsia_clk: fsia@e6150018 {
591 compatible = "renesas,
592 reg = <0xe6150018 4>;
593 clocks = <&pllc1_div2_
594 #clock-cells = <0>;
595 };
596 sub_clk: sub@e6150080 {
597 compatible = "renesas,
598 reg = <0xe6150080 4>;
599 clocks = <&pllc1_div2_
600 <&cpg_clocks
601 #clock-cells = <0>;
602 };
603 spu_clk: spu@e6150084 {
604 compatible = "renesas,
605 reg = <0xe6150084 4>;
606 clocks = <&pllc1_div2_
607 <&cpg_clocks
608 #clock-cells = <0>;
609 };
610 vou_clk: vou@e6150088 {
611 compatible = "renesas,
612 reg = <0xe6150088 4>;
613 clocks = <&pllc1_div2_
614 <0>;
615 #clock-cells = <0>;
616 };
617 stpro_clk: stpro@e615009c {
618 compatible = "renesas,
619 reg = <0xe615009c 4>;
620 clocks = <&cpg_clocks
621 #clock-cells = <0>;
622 };
623
624 /* Fixed factor clocks */
625 pllc1_div2_clk: pllc1_div2 {
626 compatible = "fixed-fa
627 clocks = <&cpg_clocks
628 #clock-cells = <0>;
629 clock-div = <2>;
630 clock-mult = <1>;
631 };
632 extal1_div2_clk: extal1_div2 {
633 compatible = "fixed-fa
634 clocks = <&extal1_clk>
635 #clock-cells = <0>;
636 clock-div = <2>;
637 clock-mult = <1>;
638 };
639
640 /* Gate clocks */
641 subck_clks: subck_clks@e615008
642 compatible = "renesas,
643 reg = <0xe6150080 4>;
644 clocks = <&sub_clk>, <
645 #clock-cells = <1>;
646 clock-indices = <
647 R8A7740_CLK_SU
648 >;
649 clock-output-names =
650 "subck", "subc
651 };
652 mstp1_clks: mstp1_clks@e615013
653 compatible = "renesas,
654 reg = <0xe6150134 4>,
655 clocks = <&cpg_clocks
656 <&cpg_clocks
657 <&cpg_clocks
658 <&cpg_clocks
659 <&cpg_clocks
660 #clock-cells = <1>;
661 clock-indices = <
662 R8A7740_CLK_CE
663 R8A7740_CLK_LC
664 R8A7740_CLK_LC
665 >;
666 clock-output-names =
667 "ceu21", "ceu2
668 "tmu1", "lcdc0
669 };
670 mstp2_clks: mstp2_clks@e615013
671 compatible = "renesas,
672 reg = <0xe6150138 4>,
673 clocks = <&sub_clk>, <
674 <&sub_clk>, <
675 <&cpg_clocks
676 <&cpg_clocks
677 <&cpg_clocks
678 <&sub_clk>, <
679 <&sub_clk>, <
680 <&sub_clk>;
681 #clock-cells = <1>;
682 clock-indices = <
683 R8A7740_CLK_SC
684 R8A7740_CLK_SC
685 R8A7740_CLK_DM
686 R8A7740_CLK_DM
687 R8A7740_CLK_SC
688 R8A7740_CLK_SC
689 R8A7740_CLK_SC
690 R8A7740_CLK_SC
691 >;
692 clock-output-names =
693 "scifa6", "int
694 "scifa7", "dma
695 "usbdmac", "sc
696 "scifa2", "sci
697 };
698 mstp3_clks: mstp3_clks@e615013
699 compatible = "renesas,
700 reg = <0xe615013c 4>,
701 clocks = <&cpg_clocks
702 <&cpg_clocks
703 <&sub_clk>,
704 <&cpg_clocks
705 <&cpg_clocks
706 <&cpg_clocks
707 <&cpg_clocks
708 <&cpg_clocks
709 <&cpg_clocks
710 #clock-cells = <1>;
711 clock-indices = <
712 R8A7740_CLK_CM
713 R8A7740_CLK_US
714 R8A7740_CLK_MM
715 >;
716 clock-output-names =
717 "cmt1", "fsi",
718 "mmc", "gether
719 };
720 mstp4_clks: mstp4_clks@e615014
721 compatible = "renesas,
722 reg = <0xe6150140 4>,
723 clocks = <&cpg_clocks
724 <&cpg_clocks
725 <&cpg_clocks
726 <&cpg_clocks
727 #clock-cells = <1>;
728 clock-indices = <
729 R8A7740_CLK_US
730 R8A7740_CLK_US
731 >;
732 clock-output-names =
733 "usbhost", "sd
734 };
735 };
736
737 sysc: system-controller@e6180000 {
738 compatible = "renesas,sysc-r8a
739 reg = <0xe6180000 0x8000>, <0x
740
741 pm-domains {
742 pd_c5: c5 {
743 #address-cells
744 #size-cells =
745 #power-domain-
746
747 pd_a4lc: a4lc@
748 reg =
749 #power
750 };
751
752 pd_a4mp: a4mp@
753 reg =
754 #power
755 };
756
757 pd_d4: d4@3 {
758 reg =
759 #power
760 };
761
762 pd_a4r: a4r@5
763 reg =
764 #addre
765 #size-
766 #power
767
768 pd_a3r
769
770
771 };
772 };
773
774 pd_a4s: a4s@10
775 reg =
776 #addre
777 #size-
778 #power
779
780 pd_a3s
781
782
783 };
784
785 pd_a3s
786
787
788 };
789
790 pd_a3s
791
792
793 };
794 };
795
796 pd_a4su: a4su@
797 reg =
798 #power
799 };
800 };
801 };
802 };
803 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.