1 // SPDX-License-Identifier: GPL-2.0 1 // SPDX-License-Identifier: GPL-2.0
2 /* 2 /*
3 * Hardkernel Odroid XU3/XU3-Lite/XU4 boards c 3 * Hardkernel Odroid XU3/XU3-Lite/XU4 boards common device tree source
4 * 4 *
5 * Copyright (c) 2013 Samsung Electronics Co., 5 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
6 * http://www.samsung.com 6 * http://www.samsung.com
7 * Copyright (c) 2014 Collabora Ltd. 7 * Copyright (c) 2014 Collabora Ltd.
8 * Copyright (c) 2015 Lukasz Majewski <l.majews 8 * Copyright (c) 2015 Lukasz Majewski <l.majewski@samsung.com>
9 * Anand Moon <linux.amoon@g 9 * Anand Moon <linux.amoon@gmail.com>
10 */ 10 */
11 11
12 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/input/input.h>
13 #include "exynos5422-odroid-core.dtsi" 13 #include "exynos5422-odroid-core.dtsi"
14 14
15 / { 15 / {
16 aliases { 16 aliases {
17 mmc0 = &mmc_0; 17 mmc0 = &mmc_0;
18 }; 18 };
19 19
20 gpio-keys { 20 gpio-keys {
21 compatible = "gpio-keys"; 21 compatible = "gpio-keys";
22 pinctrl-names = "default"; 22 pinctrl-names = "default";
23 pinctrl-0 = <&power_key>; 23 pinctrl-0 = <&power_key>;
24 24
25 power-key { 25 power-key {
26 /* 26 /*
27 * The power button (S 27 * The power button (SW2) is connected to the PWRON
28 * pin (active high) o 28 * pin (active high) of the S2MPS11 PMIC, which acts
29 * as a 16ms debouce f 29 * as a 16ms debouce filter and signal inverter with
30 * output on ONOB pin 30 * output on ONOB pin (active low). ONOB PMIC pin is
31 * then connected to X 31 * then connected to XEINT3 SoC pin.
32 */ 32 */
33 gpios = <&gpx0 3 GPIO_ 33 gpios = <&gpx0 3 GPIO_ACTIVE_LOW>;
34 linux,code = <KEY_POWE 34 linux,code = <KEY_POWER>;
35 label = "power key"; 35 label = "power key";
36 debounce-interval = <0 36 debounce-interval = <0>;
37 wakeup-source; 37 wakeup-source;
38 }; 38 };
39 }; 39 };
40 40
41 emmc_pwrseq: pwrseq { 41 emmc_pwrseq: pwrseq {
42 pinctrl-0 = <&emmc_nrst_pin>; 42 pinctrl-0 = <&emmc_nrst_pin>;
43 pinctrl-names = "default"; 43 pinctrl-names = "default";
44 compatible = "mmc-pwrseq-emmc" 44 compatible = "mmc-pwrseq-emmc";
45 reset-gpios = <&gpd1 0 GPIO_AC 45 reset-gpios = <&gpd1 0 GPIO_ACTIVE_LOW>;
46 }; 46 };
47 47
48 fan0: pwm-fan { 48 fan0: pwm-fan {
49 compatible = "pwm-fan"; 49 compatible = "pwm-fan";
50 pwms = <&pwm 0 20972 0>; 50 pwms = <&pwm 0 20972 0>;
51 #cooling-cells = <2>; 51 #cooling-cells = <2>;
52 cooling-levels = <0 130 170 23 52 cooling-levels = <0 130 170 230>;
53 }; 53 };
54 54
55 thermal-zones { 55 thermal-zones {
56 cpu0_thermal: cpu0-thermal { 56 cpu0_thermal: cpu0-thermal {
57 thermal-sensors = <&tm 57 thermal-sensors = <&tmu_cpu0>;
58 polling-delay-passive 58 polling-delay-passive = <0>;
59 polling-delay = <0>; 59 polling-delay = <0>;
60 trips { 60 trips {
61 cpu0_alert0: c 61 cpu0_alert0: cpu-alert-0 {
62 temper 62 temperature = <50000>; /* millicelsius */
63 hyster 63 hysteresis = <5000>; /* millicelsius */
64 type = 64 type = "active";
65 }; 65 };
66 cpu0_alert1: c 66 cpu0_alert1: cpu-alert-1 {
67 temper 67 temperature = <60000>; /* millicelsius */
68 hyster 68 hysteresis = <5000>; /* millicelsius */
69 type = 69 type = "active";
70 }; 70 };
71 cpu0_alert2: c 71 cpu0_alert2: cpu-alert-2 {
72 temper 72 temperature = <70000>; /* millicelsius */
73 hyster 73 hysteresis = <5000>; /* millicelsius */
74 type = 74 type = "active";
75 }; 75 };
76 cpu0_crit0: cp 76 cpu0_crit0: cpu-crit-0 {
77 temper 77 temperature = <120000>; /* millicelsius */
78 hyster 78 hysteresis = <0>; /* millicelsius */
79 type = 79 type = "critical";
80 }; 80 };
81 cpu0_alert3: c 81 cpu0_alert3: cpu-alert-3 {
82 temper 82 temperature = <70000>; /* millicelsius */
83 hyster 83 hysteresis = <10000>; /* millicelsius */
84 type = 84 type = "passive";
85 }; 85 };
86 cpu0_alert4: c 86 cpu0_alert4: cpu-alert-4 {
87 temper 87 temperature = <85000>; /* millicelsius */
88 hyster 88 hysteresis = <10000>; /* millicelsius */
89 type = 89 type = "passive";
90 }; 90 };
91 }; 91 };
92 cooling-maps { 92 cooling-maps {
93 map0 { 93 map0 {
94 trip = 94 trip = <&cpu0_alert0>;
95 coolin 95 cooling-device = <&fan0 0 1>;
96 }; 96 };
97 map1 { 97 map1 {
98 trip = 98 trip = <&cpu0_alert1>;
99 coolin 99 cooling-device = <&fan0 1 2>;
100 }; 100 };
101 map2 { 101 map2 {
102 trip = 102 trip = <&cpu0_alert2>;
103 coolin 103 cooling-device = <&fan0 2 3>;
104 }; 104 };
105 /* 105 /*
106 * When reachi 106 * When reaching cpu0_alert3, reduce CPU
107 * by 2 steps. 107 * by 2 steps. On Exynos5422/5800 that would
108 * (usually) b 108 * (usually) be: 1800 MHz and 1200 MHz.
109 */ 109 */
110 map3 { 110 map3 {
111 trip = 111 trip = <&cpu0_alert3>;
112 coolin 112 cooling-device = <&cpu0 0 2>,
113 113 <&cpu1 0 2>,
114 114 <&cpu2 0 2>,
115 115 <&cpu3 0 2>,
116 116 <&cpu4 0 2>,
117 117 <&cpu5 0 2>,
118 118 <&cpu6 0 2>,
119 119 <&cpu7 0 2>;
120 }; 120 };
121 /* 121 /*
122 * When reachi 122 * When reaching cpu0_alert4, reduce CPU
123 * further, do 123 * further, down to 600 MHz (14 steps for big,
124 * 8 steps for 124 * 8 steps for LITTLE).
125 */ 125 */
126 cpu0_cooling_m 126 cpu0_cooling_map4: map4 {
127 trip = 127 trip = <&cpu0_alert4>;
128 coolin 128 cooling-device = <&cpu0 3 8>,
129 129 <&cpu1 3 8>,
130 130 <&cpu2 3 8>,
131 131 <&cpu3 3 8>,
132 132 <&cpu4 3 14>,
133 133 <&cpu5 3 14>,
134 134 <&cpu6 3 14>,
135 135 <&cpu7 3 14>;
136 }; 136 };
137 }; 137 };
138 }; 138 };
139 cpu1_thermal: cpu1-thermal { 139 cpu1_thermal: cpu1-thermal {
140 thermal-sensors = <&tm 140 thermal-sensors = <&tmu_cpu1>;
141 polling-delay-passive 141 polling-delay-passive = <0>;
142 polling-delay = <0>; 142 polling-delay = <0>;
143 trips { 143 trips {
144 cpu1_alert0: c 144 cpu1_alert0: cpu-alert-0 {
145 temper 145 temperature = <50000>;
146 hyster 146 hysteresis = <5000>;
147 type = 147 type = "active";
148 }; 148 };
149 cpu1_alert1: c 149 cpu1_alert1: cpu-alert-1 {
150 temper 150 temperature = <60000>;
151 hyster 151 hysteresis = <5000>;
152 type = 152 type = "active";
153 }; 153 };
154 cpu1_alert2: c 154 cpu1_alert2: cpu-alert-2 {
155 temper 155 temperature = <70000>;
156 hyster 156 hysteresis = <5000>;
157 type = 157 type = "active";
158 }; 158 };
159 cpu1_crit0: cp 159 cpu1_crit0: cpu-crit-0 {
160 temper 160 temperature = <120000>;
161 hyster 161 hysteresis = <0>;
162 type = 162 type = "critical";
163 }; 163 };
164 cpu1_alert3: c 164 cpu1_alert3: cpu-alert-3 {
165 temper 165 temperature = <70000>;
166 hyster 166 hysteresis = <10000>;
167 type = 167 type = "passive";
168 }; 168 };
169 cpu1_alert4: c 169 cpu1_alert4: cpu-alert-4 {
170 temper 170 temperature = <85000>;
171 hyster 171 hysteresis = <10000>;
172 type = 172 type = "passive";
173 }; 173 };
174 }; 174 };
175 cooling-maps { 175 cooling-maps {
176 map0 { 176 map0 {
177 trip = 177 trip = <&cpu1_alert0>;
178 coolin 178 cooling-device = <&fan0 0 1>;
179 }; 179 };
180 map1 { 180 map1 {
181 trip = 181 trip = <&cpu1_alert1>;
182 coolin 182 cooling-device = <&fan0 1 2>;
183 }; 183 };
184 map2 { 184 map2 {
185 trip = 185 trip = <&cpu1_alert2>;
186 coolin 186 cooling-device = <&fan0 2 3>;
187 }; 187 };
188 map3 { 188 map3 {
189 trip = 189 trip = <&cpu1_alert3>;
190 coolin 190 cooling-device = <&cpu0 0 2>,
191 191 <&cpu1 0 2>,
192 192 <&cpu2 0 2>,
193 193 <&cpu3 0 2>,
194 194 <&cpu4 0 2>,
195 195 <&cpu5 0 2>,
196 196 <&cpu6 0 2>,
197 197 <&cpu7 0 2>;
198 }; 198 };
199 cpu1_cooling_m 199 cpu1_cooling_map4: map4 {
200 trip = 200 trip = <&cpu1_alert4>;
201 coolin 201 cooling-device = <&cpu0 3 8>,
202 202 <&cpu1 3 8>,
203 203 <&cpu2 3 8>,
204 204 <&cpu3 3 8>,
205 205 <&cpu4 3 14>,
206 206 <&cpu5 3 14>,
207 207 <&cpu6 3 14>,
208 208 <&cpu7 3 14>;
209 }; 209 };
210 }; 210 };
211 }; 211 };
212 cpu2_thermal: cpu2-thermal { 212 cpu2_thermal: cpu2-thermal {
213 thermal-sensors = <&tm 213 thermal-sensors = <&tmu_cpu2>;
214 polling-delay-passive 214 polling-delay-passive = <0>;
215 polling-delay = <0>; 215 polling-delay = <0>;
216 trips { 216 trips {
217 cpu2_alert0: c 217 cpu2_alert0: cpu-alert-0 {
218 temper 218 temperature = <50000>;
219 hyster 219 hysteresis = <5000>;
220 type = 220 type = "active";
221 }; 221 };
222 cpu2_alert1: c 222 cpu2_alert1: cpu-alert-1 {
223 temper 223 temperature = <60000>;
224 hyster 224 hysteresis = <5000>;
225 type = 225 type = "active";
226 }; 226 };
227 cpu2_alert2: c 227 cpu2_alert2: cpu-alert-2 {
228 temper 228 temperature = <70000>;
229 hyster 229 hysteresis = <5000>;
230 type = 230 type = "active";
231 }; 231 };
232 cpu2_crit0: cp 232 cpu2_crit0: cpu-crit-0 {
233 temper 233 temperature = <120000>;
234 hyster 234 hysteresis = <0>;
235 type = 235 type = "critical";
236 }; 236 };
237 cpu2_alert3: c 237 cpu2_alert3: cpu-alert-3 {
238 temper 238 temperature = <70000>;
239 hyster 239 hysteresis = <10000>;
240 type = 240 type = "passive";
241 }; 241 };
242 cpu2_alert4: c 242 cpu2_alert4: cpu-alert-4 {
243 temper 243 temperature = <85000>;
244 hyster 244 hysteresis = <10000>;
245 type = 245 type = "passive";
246 }; 246 };
247 }; 247 };
248 cooling-maps { 248 cooling-maps {
249 map0 { 249 map0 {
250 trip = 250 trip = <&cpu2_alert0>;
251 coolin 251 cooling-device = <&fan0 0 1>;
252 }; 252 };
253 map1 { 253 map1 {
254 trip = 254 trip = <&cpu2_alert1>;
255 coolin 255 cooling-device = <&fan0 1 2>;
256 }; 256 };
257 map2 { 257 map2 {
258 trip = 258 trip = <&cpu2_alert2>;
259 coolin 259 cooling-device = <&fan0 2 3>;
260 }; 260 };
261 map3 { 261 map3 {
262 trip = 262 trip = <&cpu2_alert3>;
263 coolin 263 cooling-device = <&cpu0 0 2>,
264 264 <&cpu1 0 2>,
265 265 <&cpu2 0 2>,
266 266 <&cpu3 0 2>,
267 267 <&cpu4 0 2>,
268 268 <&cpu5 0 2>,
269 269 <&cpu6 0 2>,
270 270 <&cpu7 0 2>;
271 }; 271 };
272 cpu2_cooling_m 272 cpu2_cooling_map4: map4 {
273 trip = 273 trip = <&cpu2_alert4>;
274 coolin 274 cooling-device = <&cpu0 3 8>,
275 275 <&cpu1 3 8>,
276 276 <&cpu2 3 8>,
277 277 <&cpu3 3 8>,
278 278 <&cpu4 3 14>,
279 279 <&cpu5 3 14>,
280 280 <&cpu6 3 14>,
281 281 <&cpu7 3 14>;
282 }; 282 };
283 }; 283 };
284 }; 284 };
285 cpu3_thermal: cpu3-thermal { 285 cpu3_thermal: cpu3-thermal {
286 thermal-sensors = <&tm 286 thermal-sensors = <&tmu_cpu3>;
287 polling-delay-passive 287 polling-delay-passive = <0>;
288 polling-delay = <0>; 288 polling-delay = <0>;
289 trips { 289 trips {
290 cpu3_alert0: c 290 cpu3_alert0: cpu-alert-0 {
291 temper 291 temperature = <50000>;
292 hyster 292 hysteresis = <5000>;
293 type = 293 type = "active";
294 }; 294 };
295 cpu3_alert1: c 295 cpu3_alert1: cpu-alert-1 {
296 temper 296 temperature = <60000>;
297 hyster 297 hysteresis = <5000>;
298 type = 298 type = "active";
299 }; 299 };
300 cpu3_alert2: c 300 cpu3_alert2: cpu-alert-2 {
301 temper 301 temperature = <70000>;
302 hyster 302 hysteresis = <5000>;
303 type = 303 type = "active";
304 }; 304 };
305 cpu3_crit0: cp 305 cpu3_crit0: cpu-crit-0 {
306 temper 306 temperature = <120000>;
307 hyster 307 hysteresis = <0>;
308 type = 308 type = "critical";
309 }; 309 };
310 cpu3_alert3: c 310 cpu3_alert3: cpu-alert-3 {
311 temper 311 temperature = <70000>;
312 hyster 312 hysteresis = <10000>;
313 type = 313 type = "passive";
314 }; 314 };
315 cpu3_alert4: c 315 cpu3_alert4: cpu-alert-4 {
316 temper 316 temperature = <85000>;
317 hyster 317 hysteresis = <10000>;
318 type = 318 type = "passive";
319 }; 319 };
320 }; 320 };
321 cooling-maps { 321 cooling-maps {
322 map0 { 322 map0 {
323 trip = 323 trip = <&cpu3_alert0>;
324 coolin 324 cooling-device = <&fan0 0 1>;
325 }; 325 };
326 map1 { 326 map1 {
327 trip = 327 trip = <&cpu3_alert1>;
328 coolin 328 cooling-device = <&fan0 1 2>;
329 }; 329 };
330 map2 { 330 map2 {
331 trip = 331 trip = <&cpu3_alert2>;
332 coolin 332 cooling-device = <&fan0 2 3>;
333 }; 333 };
334 map3 { 334 map3 {
335 trip = 335 trip = <&cpu3_alert3>;
336 coolin 336 cooling-device = <&cpu0 0 2>,
337 337 <&cpu1 0 2>,
338 338 <&cpu2 0 2>,
339 339 <&cpu3 0 2>,
340 340 <&cpu4 0 2>,
341 341 <&cpu5 0 2>,
342 342 <&cpu6 0 2>,
343 343 <&cpu7 0 2>;
344 }; 344 };
345 cpu3_cooling_m 345 cpu3_cooling_map4: map4 {
346 trip = 346 trip = <&cpu3_alert4>;
347 coolin 347 cooling-device = <&cpu0 3 8>,
348 348 <&cpu1 3 8>,
349 349 <&cpu2 3 8>,
350 350 <&cpu3 3 8>,
351 351 <&cpu4 3 14>,
352 352 <&cpu5 3 14>,
353 353 <&cpu6 3 14>,
354 354 <&cpu7 3 14>;
355 }; 355 };
356 }; 356 };
357 }; 357 };
358 gpu_thermal: gpu-thermal { 358 gpu_thermal: gpu-thermal {
359 thermal-sensors = <&tm 359 thermal-sensors = <&tmu_gpu>;
360 polling-delay-passive 360 polling-delay-passive = <0>;
361 polling-delay = <0>; 361 polling-delay = <0>;
362 trips { 362 trips {
363 gpu_alert0: gp 363 gpu_alert0: gpu-alert-0 {
364 temper 364 temperature = <50000>;
365 hyster 365 hysteresis = <5000>;
366 type = 366 type = "active";
367 }; 367 };
368 gpu_alert1: gp 368 gpu_alert1: gpu-alert-1 {
369 temper 369 temperature = <60000>;
370 hyster 370 hysteresis = <5000>;
371 type = 371 type = "active";
372 }; 372 };
373 gpu_alert2: gp 373 gpu_alert2: gpu-alert-2 {
374 temper 374 temperature = <70000>;
375 hyster 375 hysteresis = <5000>;
376 type = 376 type = "active";
377 }; 377 };
378 gpu_crit0: gpu 378 gpu_crit0: gpu-crit-0 {
379 temper 379 temperature = <120000>;
380 hyster 380 hysteresis = <0>;
381 type = 381 type = "critical";
382 }; 382 };
383 gpu_alert3: gp 383 gpu_alert3: gpu-alert-3 {
384 temper 384 temperature = <70000>;
385 hyster 385 hysteresis = <10000>;
386 type = 386 type = "passive";
387 }; 387 };
388 gpu_alert4: gp 388 gpu_alert4: gpu-alert-4 {
389 temper 389 temperature = <85000>;
390 hyster 390 hysteresis = <10000>;
391 type = 391 type = "passive";
392 }; 392 };
393 }; 393 };
394 cooling-maps { 394 cooling-maps {
395 map0 { 395 map0 {
396 trip = 396 trip = <&gpu_alert0>;
397 coolin 397 cooling-device = <&fan0 0 1>;
398 }; 398 };
399 map1 { 399 map1 {
400 trip = 400 trip = <&gpu_alert1>;
401 coolin 401 cooling-device = <&fan0 1 2>;
402 }; 402 };
403 map2 { 403 map2 {
404 trip = 404 trip = <&gpu_alert2>;
405 coolin 405 cooling-device = <&fan0 2 3>;
406 }; 406 };
407 map3 { 407 map3 {
408 trip = 408 trip = <&gpu_alert3>;
409 coolin 409 cooling-device = <&gpu 0 2>;
410 }; 410 };
411 map4 { 411 map4 {
412 trip = 412 trip = <&gpu_alert4>;
413 coolin 413 cooling-device = <&gpu 3 6>;
414 }; 414 };
415 }; 415 };
416 }; 416 };
417 }; 417 };
418 }; 418 };
419 419
420 &buck10_reg { 420 &buck10_reg {
421 /* Supplies vmmc-supply of mmc_0 */ 421 /* Supplies vmmc-supply of mmc_0 */
422 regulator-always-on; 422 regulator-always-on;
423 regulator-boot-on; 423 regulator-boot-on;
424 }; 424 };
425 425
426 &hdmi { 426 &hdmi {
427 status = "okay"; 427 status = "okay";
428 ddc = <&i2c_2>; 428 ddc = <&i2c_2>;
429 hpd-gpios = <&gpx3 7 GPIO_ACTIVE_HIGH> 429 hpd-gpios = <&gpx3 7 GPIO_ACTIVE_HIGH>;
430 pinctrl-names = "default"; 430 pinctrl-names = "default";
431 pinctrl-0 = <&hdmi_hpd_irq>; 431 pinctrl-0 = <&hdmi_hpd_irq>;
432 432
433 vdd_osc-supply = <&ldo7_reg>; 433 vdd_osc-supply = <&ldo7_reg>;
434 vdd_pll-supply = <&ldo6_reg>; 434 vdd_pll-supply = <&ldo6_reg>;
435 vdd-supply = <&ldo6_reg>; 435 vdd-supply = <&ldo6_reg>;
436 }; 436 };
437 437
438 &hdmicec { 438 &hdmicec {
439 status = "okay"; 439 status = "okay";
440 needs-hpd; 440 needs-hpd;
441 }; 441 };
442 442
443 &i2c_2 { 443 &i2c_2 {
444 samsung,i2c-sda-delay = <100>; 444 samsung,i2c-sda-delay = <100>;
445 samsung,i2c-max-bus-freq = <66000>; 445 samsung,i2c-max-bus-freq = <66000>;
446 /* used by HDMI DDC */ 446 /* used by HDMI DDC */
447 status = "okay"; 447 status = "okay";
448 }; 448 };
449 449
450 &ldo26_reg { 450 &ldo26_reg {
451 regulator-min-microvolt = <3000000>; 451 regulator-min-microvolt = <3000000>;
452 regulator-max-microvolt = <3000000>; 452 regulator-max-microvolt = <3000000>;
453 regulator-always-on; 453 regulator-always-on;
454 }; 454 };
455 455
456 &mixer { 456 &mixer {
457 status = "okay"; 457 status = "okay";
458 }; 458 };
459 459
460 &mmc_0 { 460 &mmc_0 {
461 status = "okay"; 461 status = "okay";
462 mmc-pwrseq = <&emmc_pwrseq>; 462 mmc-pwrseq = <&emmc_pwrseq>;
463 card-detect-delay = <200>; 463 card-detect-delay = <200>;
464 samsung,dw-mshc-ciu-div = <3>; 464 samsung,dw-mshc-ciu-div = <3>;
465 samsung,dw-mshc-sdr-timing = <0 4>; 465 samsung,dw-mshc-sdr-timing = <0 4>;
466 samsung,dw-mshc-ddr-timing = <0 2>; 466 samsung,dw-mshc-ddr-timing = <0 2>;
467 samsung,dw-mshc-hs400-timing = <0 2>; 467 samsung,dw-mshc-hs400-timing = <0 2>;
468 samsung,read-strobe-delay = <90>; 468 samsung,read-strobe-delay = <90>;
469 pinctrl-names = "default"; 469 pinctrl-names = "default";
470 pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bu 470 pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_cd &sd0_rclk>;
471 bus-width = <8>; 471 bus-width = <8>;
472 cap-mmc-highspeed; 472 cap-mmc-highspeed;
473 mmc-ddr-1_8v; 473 mmc-ddr-1_8v;
474 mmc-hs200-1_8v; 474 mmc-hs200-1_8v;
475 mmc-hs400-1_8v; 475 mmc-hs400-1_8v;
476 max-frequency = <200000000>; 476 max-frequency = <200000000>;
477 vmmc-supply = <&ldo18_reg>; 477 vmmc-supply = <&ldo18_reg>;
478 vqmmc-supply = <&ldo3_reg>; 478 vqmmc-supply = <&ldo3_reg>;
479 }; 479 };
480 480
481 &pinctrl_0 { 481 &pinctrl_0 {
482 power_key: power-key-pins { 482 power_key: power-key-pins {
483 samsung,pins = "gpx0-3"; 483 samsung,pins = "gpx0-3";
484 samsung,pin-function = <EXYNOS 484 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
485 samsung,pin-pud = <EXYNOS_PIN_ 485 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
486 samsung,pin-drv = <EXYNOS5420_ 486 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
487 }; 487 };
488 488
489 hdmi_hpd_irq: hdmi-hpd-irq-pins { 489 hdmi_hpd_irq: hdmi-hpd-irq-pins {
490 samsung,pins = "gpx3-7"; 490 samsung,pins = "gpx3-7";
491 samsung,pin-function = <EXYNOS 491 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
492 samsung,pin-pud = <EXYNOS_PIN_ 492 samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
493 samsung,pin-drv = <EXYNOS5420_ 493 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
494 }; 494 };
495 }; 495 };
496 496
497 &pinctrl_1 { 497 &pinctrl_1 {
498 emmc_nrst_pin: emmc-nrst-pins { 498 emmc_nrst_pin: emmc-nrst-pins {
499 samsung,pins = "gpd1-0"; 499 samsung,pins = "gpd1-0";
500 samsung,pin-function = <EXYNOS 500 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
501 samsung,pin-pud = <EXYNOS_PIN_ 501 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
502 samsung,pin-drv = <EXYNOS5420_ 502 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
503 }; 503 };
504 }; 504 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.