1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) !! 1 // SPDX-License-Identifier: (GPL-2.0+ or MIT)
2 /* 2 /*
3 * Copyright (c) 2020 Yangtao Li <frank@allwinn 3 * Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
4 */ 4 */
5 5
6 #include <dt-bindings/interrupt-controller/arm 6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/sun50i-a100-ccu.h> 7 #include <dt-bindings/clock/sun50i-a100-ccu.h>
8 #include <dt-bindings/clock/sun50i-a100-r-ccu. 8 #include <dt-bindings/clock/sun50i-a100-r-ccu.h>
9 #include <dt-bindings/reset/sun50i-a100-ccu.h> 9 #include <dt-bindings/reset/sun50i-a100-ccu.h>
10 #include <dt-bindings/reset/sun50i-a100-r-ccu. 10 #include <dt-bindings/reset/sun50i-a100-r-ccu.h>
11 11
12 / { 12 / {
13 interrupt-parent = <&gic>; 13 interrupt-parent = <&gic>;
14 #address-cells = <2>; 14 #address-cells = <2>;
15 #size-cells = <2>; 15 #size-cells = <2>;
16 16
17 cpus { 17 cpus {
18 #address-cells = <1>; 18 #address-cells = <1>;
19 #size-cells = <0>; 19 #size-cells = <0>;
20 20
21 cpu0: cpu@0 { 21 cpu0: cpu@0 {
22 compatible = "arm,cort 22 compatible = "arm,cortex-a53";
23 device_type = "cpu"; 23 device_type = "cpu";
24 reg = <0x0>; 24 reg = <0x0>;
25 enable-method = "psci" 25 enable-method = "psci";
26 }; 26 };
27 27
28 cpu@1 { 28 cpu@1 {
29 compatible = "arm,cort 29 compatible = "arm,cortex-a53";
30 device_type = "cpu"; 30 device_type = "cpu";
31 reg = <0x1>; 31 reg = <0x1>;
32 enable-method = "psci" 32 enable-method = "psci";
33 }; 33 };
34 34
35 cpu@2 { 35 cpu@2 {
36 compatible = "arm,cort 36 compatible = "arm,cortex-a53";
37 device_type = "cpu"; 37 device_type = "cpu";
38 reg = <0x2>; 38 reg = <0x2>;
39 enable-method = "psci" 39 enable-method = "psci";
40 }; 40 };
41 41
42 cpu@3 { 42 cpu@3 {
43 compatible = "arm,cort 43 compatible = "arm,cortex-a53";
44 device_type = "cpu"; 44 device_type = "cpu";
45 reg = <0x3>; 45 reg = <0x3>;
46 enable-method = "psci" 46 enable-method = "psci";
47 }; 47 };
48 }; 48 };
49 49
50 psci { 50 psci {
51 compatible = "arm,psci-1.0"; 51 compatible = "arm,psci-1.0";
52 method = "smc"; 52 method = "smc";
53 }; 53 };
54 54
55 dcxo24M: dcxo24M-clk { 55 dcxo24M: dcxo24M-clk {
56 compatible = "fixed-clock"; 56 compatible = "fixed-clock";
57 clock-frequency = <24000000>; 57 clock-frequency = <24000000>;
58 clock-output-names = "dcxo24M" 58 clock-output-names = "dcxo24M";
59 #clock-cells = <0>; 59 #clock-cells = <0>;
60 }; 60 };
61 61
62 iosc: internal-osc-clk { 62 iosc: internal-osc-clk {
63 compatible = "fixed-clock"; 63 compatible = "fixed-clock";
64 clock-frequency = <16000000>; 64 clock-frequency = <16000000>;
65 clock-accuracy = <300000000>; 65 clock-accuracy = <300000000>;
66 clock-output-names = "iosc"; 66 clock-output-names = "iosc";
67 #clock-cells = <0>; 67 #clock-cells = <0>;
68 }; 68 };
69 69
70 osc32k: osc32k-clk { 70 osc32k: osc32k-clk {
71 compatible = "fixed-clock"; 71 compatible = "fixed-clock";
72 clock-frequency = <32768>; 72 clock-frequency = <32768>;
73 clock-output-names = "osc32k"; 73 clock-output-names = "osc32k";
74 #clock-cells = <0>; 74 #clock-cells = <0>;
75 }; 75 };
76 76
77 timer { 77 timer {
78 compatible = "arm,armv8-timer" 78 compatible = "arm,armv8-timer";
79 interrupts = <GIC_PPI 13 79 interrupts = <GIC_PPI 13
80 (GIC_CPU_MASK_SIMPLE(4 80 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
81 <GIC_PPI 14 81 <GIC_PPI 14
82 (GIC_CPU_MASK_SIMPLE(4 82 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
83 <GIC_PPI 11 83 <GIC_PPI 11
84 (GIC_CPU_MASK_SIMPLE(4 84 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
85 <GIC_PPI 10 85 <GIC_PPI 10
86 (GIC_CPU_MASK_SIMPLE(4 86 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
87 }; 87 };
88 88
89 soc { 89 soc {
90 compatible = "simple-bus"; 90 compatible = "simple-bus";
91 #address-cells = <1>; 91 #address-cells = <1>;
92 #size-cells = <1>; 92 #size-cells = <1>;
93 ranges = <0 0 0 0x3fffffff>; 93 ranges = <0 0 0 0x3fffffff>;
94 94
95 ccu: clock@3001000 { 95 ccu: clock@3001000 {
96 compatible = "allwinne 96 compatible = "allwinner,sun50i-a100-ccu";
97 reg = <0x03001000 0x10 97 reg = <0x03001000 0x1000>;
98 clocks = <&dcxo24M>, < 98 clocks = <&dcxo24M>, <&osc32k>, <&iosc>;
99 clock-names = "hosc", 99 clock-names = "hosc", "losc", "iosc";
100 #clock-cells = <1>; 100 #clock-cells = <1>;
101 #reset-cells = <1>; 101 #reset-cells = <1>;
102 }; 102 };
103 103
104 dma: dma-controller@3002000 { <<
105 compatible = "allwinne <<
106 reg = <0x03002000 0x10 <<
107 interrupts = <GIC_SPI <<
108 clocks = <&ccu CLK_BUS <<
109 clock-names = "bus", " <<
110 resets = <&ccu RST_BUS <<
111 dma-channels = <8>; <<
112 dma-requests = <52>; <<
113 #dma-cells = <1>; <<
114 }; <<
115 <<
116 gic: interrupt-controller@3021 104 gic: interrupt-controller@3021000 {
117 compatible = "arm,gic- 105 compatible = "arm,gic-400";
118 reg = <0x03021000 0x10 106 reg = <0x03021000 0x1000>, <0x03022000 0x2000>,
119 <0x03024000 0x20 107 <0x03024000 0x2000>, <0x03026000 0x2000>;
120 interrupts = <GIC_PPI 108 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
121 109 IRQ_TYPE_LEVEL_HIGH)>;
122 interrupt-controller; 110 interrupt-controller;
123 #interrupt-cells = <3> 111 #interrupt-cells = <3>;
124 }; 112 };
125 113
126 efuse@3006000 { 114 efuse@3006000 {
127 compatible = "allwinne 115 compatible = "allwinner,sun50i-a100-sid",
128 "allwinne 116 "allwinner,sun50i-a64-sid";
129 reg = <0x03006000 0x10 117 reg = <0x03006000 0x1000>;
130 #address-cells = <1>; 118 #address-cells = <1>;
131 #size-cells = <1>; 119 #size-cells = <1>;
132 120
133 ths_calibration: calib 121 ths_calibration: calib@14 {
134 reg = <0x14 8> 122 reg = <0x14 8>;
135 }; 123 };
136 }; 124 };
137 125
138 pio: pinctrl@300b000 { 126 pio: pinctrl@300b000 {
139 compatible = "allwinne 127 compatible = "allwinner,sun50i-a100-pinctrl";
140 reg = <0x0300b000 0x40 128 reg = <0x0300b000 0x400>;
141 interrupts = <GIC_SPI 129 interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
142 <GIC_SPI 130 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
143 <GIC_SPI 131 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
144 <GIC_SPI 132 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
145 <GIC_SPI 133 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
146 <GIC_SPI 134 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
147 <GIC_SPI 135 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
148 clocks = <&ccu CLK_APB 136 clocks = <&ccu CLK_APB1>, <&dcxo24M>, <&osc32k>;
149 clock-names = "apb", " 137 clock-names = "apb", "hosc", "losc";
150 gpio-controller; 138 gpio-controller;
151 #gpio-cells = <3>; 139 #gpio-cells = <3>;
152 interrupt-controller; 140 interrupt-controller;
153 #interrupt-cells = <3> 141 #interrupt-cells = <3>;
154 142
155 uart0_pb_pins: uart0-p 143 uart0_pb_pins: uart0-pb-pins {
156 pins = "PB9", 144 pins = "PB9", "PB10";
157 function = "ua 145 function = "uart0";
158 }; 146 };
159 }; 147 };
160 148
161 uart0: serial@5000000 { 149 uart0: serial@5000000 {
162 compatible = "snps,dw- 150 compatible = "snps,dw-apb-uart";
163 reg = <0x05000000 0x40 151 reg = <0x05000000 0x400>;
164 interrupts = <GIC_SPI 152 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
165 reg-shift = <2>; 153 reg-shift = <2>;
166 reg-io-width = <4>; 154 reg-io-width = <4>;
167 clocks = <&ccu CLK_BUS 155 clocks = <&ccu CLK_BUS_UART0>;
168 resets = <&ccu RST_BUS 156 resets = <&ccu RST_BUS_UART0>;
169 status = "disabled"; 157 status = "disabled";
170 }; 158 };
171 159
172 uart1: serial@5000400 { 160 uart1: serial@5000400 {
173 compatible = "snps,dw- 161 compatible = "snps,dw-apb-uart";
174 reg = <0x05000400 0x40 162 reg = <0x05000400 0x400>;
175 interrupts = <GIC_SPI 163 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
176 reg-shift = <2>; 164 reg-shift = <2>;
177 reg-io-width = <4>; 165 reg-io-width = <4>;
178 clocks = <&ccu CLK_BUS 166 clocks = <&ccu CLK_BUS_UART1>;
179 resets = <&ccu RST_BUS 167 resets = <&ccu RST_BUS_UART1>;
180 status = "disabled"; 168 status = "disabled";
181 }; 169 };
182 170
183 uart2: serial@5000800 { 171 uart2: serial@5000800 {
184 compatible = "snps,dw- 172 compatible = "snps,dw-apb-uart";
185 reg = <0x05000800 0x40 173 reg = <0x05000800 0x400>;
186 interrupts = <GIC_SPI 174 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
187 reg-shift = <2>; 175 reg-shift = <2>;
188 reg-io-width = <4>; 176 reg-io-width = <4>;
189 clocks = <&ccu CLK_BUS 177 clocks = <&ccu CLK_BUS_UART2>;
190 resets = <&ccu RST_BUS 178 resets = <&ccu RST_BUS_UART2>;
191 status = "disabled"; 179 status = "disabled";
192 }; 180 };
193 181
194 uart3: serial@5000c00 { 182 uart3: serial@5000c00 {
195 compatible = "snps,dw- 183 compatible = "snps,dw-apb-uart";
196 reg = <0x05000c00 0x40 184 reg = <0x05000c00 0x400>;
197 interrupts = <GIC_SPI 185 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
198 reg-shift = <2>; 186 reg-shift = <2>;
199 reg-io-width = <4>; 187 reg-io-width = <4>;
200 clocks = <&ccu CLK_BUS 188 clocks = <&ccu CLK_BUS_UART3>;
201 resets = <&ccu RST_BUS 189 resets = <&ccu RST_BUS_UART3>;
202 status = "disabled"; 190 status = "disabled";
203 }; 191 };
204 192
205 uart4: serial@5001000 { 193 uart4: serial@5001000 {
206 compatible = "snps,dw- 194 compatible = "snps,dw-apb-uart";
207 reg = <0x05001000 0x40 195 reg = <0x05001000 0x400>;
208 interrupts = <GIC_SPI 196 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
209 reg-shift = <2>; 197 reg-shift = <2>;
210 reg-io-width = <4>; 198 reg-io-width = <4>;
211 clocks = <&ccu CLK_BUS 199 clocks = <&ccu CLK_BUS_UART4>;
212 resets = <&ccu RST_BUS 200 resets = <&ccu RST_BUS_UART4>;
213 status = "disabled"; 201 status = "disabled";
214 }; 202 };
215 203
216 i2c0: i2c@5002000 { 204 i2c0: i2c@5002000 {
217 compatible = "allwinne 205 compatible = "allwinner,sun50i-a100-i2c",
218 "allwinne <<
219 "allwinne 206 "allwinner,sun6i-a31-i2c";
220 reg = <0x05002000 0x40 207 reg = <0x05002000 0x400>;
221 interrupts = <GIC_SPI 208 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
222 clocks = <&ccu CLK_BUS 209 clocks = <&ccu CLK_BUS_I2C0>;
223 resets = <&ccu RST_BUS 210 resets = <&ccu RST_BUS_I2C0>;
224 dmas = <&dma 43>, <&dm <<
225 dma-names = "rx", "tx" <<
226 status = "disabled"; 211 status = "disabled";
227 #address-cells = <1>; 212 #address-cells = <1>;
228 #size-cells = <0>; 213 #size-cells = <0>;
229 }; 214 };
230 215
231 i2c1: i2c@5002400 { 216 i2c1: i2c@5002400 {
232 compatible = "allwinne 217 compatible = "allwinner,sun50i-a100-i2c",
233 "allwinne <<
234 "allwinne 218 "allwinner,sun6i-a31-i2c";
235 reg = <0x05002400 0x40 219 reg = <0x05002400 0x400>;
236 interrupts = <GIC_SPI 220 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
237 clocks = <&ccu CLK_BUS 221 clocks = <&ccu CLK_BUS_I2C1>;
238 resets = <&ccu RST_BUS 222 resets = <&ccu RST_BUS_I2C1>;
239 dmas = <&dma 44>, <&dm <<
240 dma-names = "rx", "tx" <<
241 status = "disabled"; 223 status = "disabled";
242 #address-cells = <1>; 224 #address-cells = <1>;
243 #size-cells = <0>; 225 #size-cells = <0>;
244 }; 226 };
245 227
246 i2c2: i2c@5002800 { 228 i2c2: i2c@5002800 {
247 compatible = "allwinne 229 compatible = "allwinner,sun50i-a100-i2c",
248 "allwinne <<
249 "allwinne 230 "allwinner,sun6i-a31-i2c";
250 reg = <0x05002800 0x40 231 reg = <0x05002800 0x400>;
251 interrupts = <GIC_SPI 232 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
252 clocks = <&ccu CLK_BUS 233 clocks = <&ccu CLK_BUS_I2C2>;
253 resets = <&ccu RST_BUS 234 resets = <&ccu RST_BUS_I2C2>;
254 dmas = <&dma 45>, <&dm <<
255 dma-names = "rx", "tx" <<
256 status = "disabled"; 235 status = "disabled";
257 #address-cells = <1>; 236 #address-cells = <1>;
258 #size-cells = <0>; 237 #size-cells = <0>;
259 }; 238 };
260 239
261 i2c3: i2c@5002c00 { 240 i2c3: i2c@5002c00 {
262 compatible = "allwinne 241 compatible = "allwinner,sun50i-a100-i2c",
263 "allwinne <<
264 "allwinne 242 "allwinner,sun6i-a31-i2c";
265 reg = <0x05002c00 0x40 243 reg = <0x05002c00 0x400>;
266 interrupts = <GIC_SPI 244 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
267 clocks = <&ccu CLK_BUS 245 clocks = <&ccu CLK_BUS_I2C3>;
268 resets = <&ccu RST_BUS 246 resets = <&ccu RST_BUS_I2C3>;
269 dmas = <&dma 46>, <&dm <<
270 dma-names = "rx", "tx" <<
271 status = "disabled"; 247 status = "disabled";
272 #address-cells = <1>; 248 #address-cells = <1>;
273 #size-cells = <0>; 249 #size-cells = <0>;
274 }; 250 };
275 251
276 ths: thermal-sensor@5070400 { 252 ths: thermal-sensor@5070400 {
277 compatible = "allwinne 253 compatible = "allwinner,sun50i-a100-ths";
278 reg = <0x05070400 0x10 254 reg = <0x05070400 0x100>;
279 interrupts = <GIC_SPI 255 interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
280 clocks = <&ccu CLK_BUS 256 clocks = <&ccu CLK_BUS_THS>;
281 clock-names = "bus"; 257 clock-names = "bus";
282 resets = <&ccu RST_BUS 258 resets = <&ccu RST_BUS_THS>;
283 nvmem-cells = <&ths_ca 259 nvmem-cells = <&ths_calibration>;
284 nvmem-cell-names = "ca 260 nvmem-cell-names = "calibration";
285 #thermal-sensor-cells 261 #thermal-sensor-cells = <1>;
286 }; 262 };
287 263
288 r_ccu: clock@7010000 { 264 r_ccu: clock@7010000 {
289 compatible = "allwinne 265 compatible = "allwinner,sun50i-a100-r-ccu";
290 reg = <0x07010000 0x30 266 reg = <0x07010000 0x300>;
291 clocks = <&dcxo24M>, < 267 clocks = <&dcxo24M>, <&osc32k>, <&iosc>,
292 <&ccu CLK_PLL 268 <&ccu CLK_PLL_PERIPH0>;
293 clock-names = "hosc", 269 clock-names = "hosc", "losc", "iosc", "pll-periph";
294 #clock-cells = <1>; 270 #clock-cells = <1>;
295 #reset-cells = <1>; 271 #reset-cells = <1>;
296 }; 272 };
297 273
298 r_intc: interrupt-controller@7 274 r_intc: interrupt-controller@7010320 {
299 compatible = "allwinne 275 compatible = "allwinner,sun50i-a100-nmi",
300 "allwinne 276 "allwinner,sun9i-a80-nmi";
301 interrupt-controller; 277 interrupt-controller;
302 #interrupt-cells = <2> 278 #interrupt-cells = <2>;
303 reg = <0x07010320 0xc> 279 reg = <0x07010320 0xc>;
304 interrupts = <GIC_SPI 280 interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
305 }; 281 };
306 282
307 r_pio: pinctrl@7022000 { 283 r_pio: pinctrl@7022000 {
308 compatible = "allwinne 284 compatible = "allwinner,sun50i-a100-r-pinctrl";
309 reg = <0x07022000 0x40 285 reg = <0x07022000 0x400>;
310 interrupts = <GIC_SPI 286 interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
311 clocks = <&r_ccu CLK_R 287 clocks = <&r_ccu CLK_R_APB1>, <&dcxo24M>, <&osc32k>;
312 clock-names = "apb", " 288 clock-names = "apb", "hosc", "losc";
313 gpio-controller; 289 gpio-controller;
314 #gpio-cells = <3>; 290 #gpio-cells = <3>;
315 interrupt-controller; 291 interrupt-controller;
316 #interrupt-cells = <3> 292 #interrupt-cells = <3>;
317 293
318 r_i2c0_pins: r-i2c0-pi 294 r_i2c0_pins: r-i2c0-pins {
319 pins = "PL0", 295 pins = "PL0", "PL1";
320 function = "s_ 296 function = "s_i2c0";
321 }; 297 };
322 298
323 r_i2c1_pins: r-i2c1-pi 299 r_i2c1_pins: r-i2c1-pins {
324 pins = "PL8", 300 pins = "PL8", "PL9";
325 function = "s_ 301 function = "s_i2c1";
326 }; 302 };
327 }; 303 };
328 304
329 r_uart: serial@7080000 { 305 r_uart: serial@7080000 {
330 compatible = "snps,dw- 306 compatible = "snps,dw-apb-uart";
331 reg = <0x07080000 0x40 307 reg = <0x07080000 0x400>;
332 interrupts = <GIC_SPI 308 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
333 reg-shift = <2>; 309 reg-shift = <2>;
334 reg-io-width = <4>; 310 reg-io-width = <4>;
335 clocks = <&r_ccu CLK_R 311 clocks = <&r_ccu CLK_R_APB2_UART>;
336 resets = <&r_ccu RST_R 312 resets = <&r_ccu RST_R_APB2_UART>;
337 status = "disabled"; 313 status = "disabled";
338 }; 314 };
339 315
340 r_i2c0: i2c@7081400 { 316 r_i2c0: i2c@7081400 {
341 compatible = "allwinne 317 compatible = "allwinner,sun50i-a100-i2c",
342 "allwinne <<
343 "allwinne 318 "allwinner,sun6i-a31-i2c";
344 reg = <0x07081400 0x40 319 reg = <0x07081400 0x400>;
345 interrupts = <GIC_SPI 320 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
346 clocks = <&r_ccu CLK_R 321 clocks = <&r_ccu CLK_R_APB2_I2C0>;
347 resets = <&r_ccu RST_R 322 resets = <&r_ccu RST_R_APB2_I2C0>;
348 dmas = <&dma 50>, <&dm <<
349 dma-names = "rx", "tx" <<
350 pinctrl-names = "defau 323 pinctrl-names = "default";
351 pinctrl-0 = <&r_i2c0_p 324 pinctrl-0 = <&r_i2c0_pins>;
352 status = "disabled"; 325 status = "disabled";
353 #address-cells = <1>; 326 #address-cells = <1>;
354 #size-cells = <0>; 327 #size-cells = <0>;
355 }; 328 };
356 329
357 r_i2c1: i2c@7081800 { 330 r_i2c1: i2c@7081800 {
358 compatible = "allwinne 331 compatible = "allwinner,sun50i-a100-i2c",
359 "allwinne <<
360 "allwinne 332 "allwinner,sun6i-a31-i2c";
361 reg = <0x07081800 0x40 333 reg = <0x07081800 0x400>;
362 interrupts = <GIC_SPI 334 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
363 clocks = <&r_ccu CLK_R 335 clocks = <&r_ccu CLK_R_APB2_I2C1>;
364 resets = <&r_ccu RST_R 336 resets = <&r_ccu RST_R_APB2_I2C1>;
365 dmas = <&dma 51>, <&dm <<
366 dma-names = "rx", "tx" <<
367 pinctrl-names = "defau 337 pinctrl-names = "default";
368 pinctrl-0 = <&r_i2c1_p 338 pinctrl-0 = <&r_i2c1_pins>;
369 status = "disabled"; 339 status = "disabled";
370 #address-cells = <1>; 340 #address-cells = <1>;
371 #size-cells = <0>; 341 #size-cells = <0>;
372 }; 342 };
373 }; 343 };
374 344
375 thermal-zones { 345 thermal-zones {
376 cpu-thermal { 346 cpu-thermal {
377 polling-delay-passive 347 polling-delay-passive = <0>;
378 polling-delay = <0>; 348 polling-delay = <0>;
379 thermal-sensors = <&th 349 thermal-sensors = <&ths 0>;
380 }; 350 };
381 351
382 ddr-thermal { 352 ddr-thermal {
383 polling-delay-passive 353 polling-delay-passive = <0>;
384 polling-delay = <0>; 354 polling-delay = <0>;
385 thermal-sensors = <&th 355 thermal-sensors = <&ths 2>;
386 }; 356 };
387 357
388 gpu-thermal { 358 gpu-thermal {
389 polling-delay-passive 359 polling-delay-passive = <0>;
390 polling-delay = <0>; 360 polling-delay = <0>;
391 thermal-sensors = <&th 361 thermal-sensors = <&ths 1>;
392 }; 362 };
393 }; 363 };
394 }; 364 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.