~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/amd/amd-seattle-cpus.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm64/amd/amd-seattle-cpus.dtsi (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm64/amd/amd-seattle-cpus.dtsi (Version linux-2.6.0)


  1 // SPDX-License-Identifier: GPL-2.0               
  2                                                   
  3 / {                                               
  4         cpus {                                    
  5                 #address-cells = <0x1>;           
  6                 #size-cells = <0x0>;              
  7                                                   
  8                 cpu-map {                         
  9                         cluster0 {                
 10                                 core0 {           
 11                                         cpu =     
 12                                 };                
 13                                 core1 {           
 14                                         cpu =     
 15                                 };                
 16                         };                        
 17                         cluster1 {                
 18                                 core0 {           
 19                                         cpu =     
 20                                 };                
 21                                 core1 {           
 22                                         cpu =     
 23                                 };                
 24                         };                        
 25                         cluster2 {                
 26                                 core0 {           
 27                                         cpu =     
 28                                 };                
 29                                 core1 {           
 30                                         cpu =     
 31                                 };                
 32                         };                        
 33                         cluster3 {                
 34                                 core0 {           
 35                                         cpu =     
 36                                 };                
 37                                 core1 {           
 38                                         cpu =     
 39                                 };                
 40                         };                        
 41                 };                                
 42                                                   
 43                 CPU0: cpu@0 {                     
 44                         device_type = "cpu";      
 45                         compatible = "arm,cort    
 46                         reg = <0x0>;              
 47                         enable-method = "psci"    
 48                                                   
 49                         i-cache-size = <0xC000    
 50                         i-cache-line-size = <6    
 51                         i-cache-sets = <256>;     
 52                         d-cache-size = <0x8000    
 53                         d-cache-line-size = <6    
 54                         d-cache-sets = <256>;     
 55                         l2-cache = <&L2_0>;       
 56                                                   
 57                 };                                
 58                                                   
 59                 CPU1: cpu@1 {                     
 60                         device_type = "cpu";      
 61                         compatible = "arm,cort    
 62                         reg = <0x1>;              
 63                         enable-method = "psci"    
 64                                                   
 65                         i-cache-size = <0xC000    
 66                         i-cache-line-size = <6    
 67                         i-cache-sets = <256>;     
 68                         d-cache-size = <0x8000    
 69                         d-cache-line-size = <6    
 70                         d-cache-sets = <256>;     
 71                         l2-cache = <&L2_0>;       
 72                 };                                
 73                                                   
 74                 CPU2: cpu@100 {                   
 75                         device_type = "cpu";      
 76                         compatible = "arm,cort    
 77                         reg = <0x100>;            
 78                         enable-method = "psci"    
 79                                                   
 80                         i-cache-size = <0xC000    
 81                         i-cache-line-size = <6    
 82                         i-cache-sets = <256>;     
 83                         d-cache-size = <0x8000    
 84                         d-cache-line-size = <6    
 85                         d-cache-sets = <256>;     
 86                         l2-cache = <&L2_1>;       
 87                 };                                
 88                                                   
 89                 CPU3: cpu@101 {                   
 90                         device_type = "cpu";      
 91                         compatible = "arm,cort    
 92                         reg = <0x101>;            
 93                         enable-method = "psci"    
 94                                                   
 95                         i-cache-size = <0xC000    
 96                         i-cache-line-size = <6    
 97                         i-cache-sets = <256>;     
 98                         d-cache-size = <0x8000    
 99                         d-cache-line-size = <6    
100                         d-cache-sets = <256>;     
101                         l2-cache = <&L2_1>;       
102                 };                                
103                                                   
104                 CPU4: cpu@200 {                   
105                         device_type = "cpu";      
106                         compatible = "arm,cort    
107                         reg = <0x200>;            
108                         enable-method = "psci"    
109                                                   
110                         i-cache-size = <0xC000    
111                         i-cache-line-size = <6    
112                         i-cache-sets = <256>;     
113                         d-cache-size = <0x8000    
114                         d-cache-line-size = <6    
115                         d-cache-sets = <256>;     
116                         l2-cache = <&L2_2>;       
117                 };                                
118                                                   
119                 CPU5: cpu@201 {                   
120                         device_type = "cpu";      
121                         compatible = "arm,cort    
122                         reg = <0x201>;            
123                         enable-method = "psci"    
124                                                   
125                         i-cache-size = <0xC000    
126                         i-cache-line-size = <6    
127                         i-cache-sets = <256>;     
128                         d-cache-size = <0x8000    
129                         d-cache-line-size = <6    
130                         d-cache-sets = <256>;     
131                         l2-cache = <&L2_2>;       
132                 };                                
133                                                   
134                 CPU6: cpu@300 {                   
135                         device_type = "cpu";      
136                         compatible = "arm,cort    
137                         reg = <0x300>;            
138                         enable-method = "psci"    
139                                                   
140                         i-cache-size = <0xC000    
141                         i-cache-line-size = <6    
142                         i-cache-sets = <256>;     
143                         d-cache-size = <0x8000    
144                         d-cache-line-size = <6    
145                         d-cache-sets = <256>;     
146                         l2-cache = <&L2_3>;       
147                 };                                
148                                                   
149                 CPU7: cpu@301 {                   
150                         device_type = "cpu";      
151                         compatible = "arm,cort    
152                         reg = <0x301>;            
153                         enable-method = "psci"    
154                                                   
155                         i-cache-size = <0xC000    
156                         i-cache-line-size = <6    
157                         i-cache-sets = <256>;     
158                         d-cache-size = <0x8000    
159                         d-cache-line-size = <6    
160                         d-cache-sets = <256>;     
161                         l2-cache = <&L2_3>;       
162                 };                                
163         };                                        
164                                                   
165         L2_0: l2-cache0 {                         
166                 cache-size = <0x100000>;          
167                 cache-line-size = <64>;           
168                 cache-sets = <1024>;              
169                 cache-unified;                    
170                 next-level-cache = <&L3>;         
171         };                                        
172                                                   
173         L2_1: l2-cache1 {                         
174                 cache-size = <0x100000>;          
175                 cache-line-size = <64>;           
176                 cache-sets = <1024>;              
177                 cache-unified;                    
178                 next-level-cache = <&L3>;         
179         };                                        
180                                                   
181         L2_2: l2-cache2 {                         
182                 cache-size = <0x100000>;          
183                 cache-line-size = <64>;           
184                 cache-sets = <1024>;              
185                 cache-unified;                    
186                 next-level-cache = <&L3>;         
187         };                                        
188                                                   
189         L2_3: l2-cache3 {                         
190                 cache-size = <0x100000>;          
191                 cache-line-size = <64>;           
192                 cache-sets = <1024>;              
193                 cache-unified;                    
194                 next-level-cache = <&L3>;         
195         };                                        
196                                                   
197         L3: l3-cache {                            
198                 cache-level = <3>;                
199                 cache-size = <0x800000>;          
200                 cache-line-size = <64>;           
201                 cache-sets = <8192>;              
202                 cache-unified;                    
203         };                                        
204                                                   
205         pmu {                                     
206                 compatible = "arm,cortex-a57-p    
207                 interrupts = <0x0 0x7 0x4>,       
208                              <0x0 0x8 0x4>,       
209                              <0x0 0x9 0x4>,       
210                              <0x0 0xa 0x4>,       
211                              <0x0 0xb 0x4>,       
212                              <0x0 0xc 0x4>,       
213                              <0x0 0xd 0x4>,       
214                              <0x0 0xe 0x4>;       
215                 interrupt-affinity = <&CPU0>,     
216                                      <&CPU1>,     
217                                      <&CPU2>,     
218                                      <&CPU3>,     
219                                      <&CPU4>,     
220                                      <&CPU5>,     
221                                      <&CPU6>,     
222                                      <&CPU7>;     
223         };                                        
224 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php