1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright (c) 2019 Linaro Ltd. 3 * Copyright (c) 2019 Linaro Ltd.
4 * Author: Manivannan Sadhasivam <manivannan.sa 4 * Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
5 */ 5 */
6 6
7 #include <dt-bindings/clock/bm1880-clock.h> 7 #include <dt-bindings/clock/bm1880-clock.h>
8 #include <dt-bindings/interrupt-controller/arm 8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/reset/bitmain,bm1880-res 9 #include <dt-bindings/reset/bitmain,bm1880-reset.h>
10 10
11 / { 11 / {
12 compatible = "bitmain,bm1880"; 12 compatible = "bitmain,bm1880";
13 interrupt-parent = <&gic>; 13 interrupt-parent = <&gic>;
14 #address-cells = <2>; 14 #address-cells = <2>;
15 #size-cells = <2>; 15 #size-cells = <2>;
16 16
17 cpus { 17 cpus {
18 #address-cells = <1>; 18 #address-cells = <1>;
19 #size-cells = <0>; 19 #size-cells = <0>;
20 20
21 cpu0: cpu@0 { 21 cpu0: cpu@0 {
22 device_type = "cpu"; 22 device_type = "cpu";
23 compatible = "arm,cort 23 compatible = "arm,cortex-a53";
24 reg = <0x0>; 24 reg = <0x0>;
25 enable-method = "psci" 25 enable-method = "psci";
26 }; 26 };
27 27
28 cpu1: cpu@1 { 28 cpu1: cpu@1 {
29 device_type = "cpu"; 29 device_type = "cpu";
30 compatible = "arm,cort 30 compatible = "arm,cortex-a53";
31 reg = <0x1>; 31 reg = <0x1>;
32 enable-method = "psci" 32 enable-method = "psci";
33 }; 33 };
34 }; 34 };
35 35
36 reserved-memory { 36 reserved-memory {
37 #address-cells = <2>; 37 #address-cells = <2>;
38 #size-cells = <2>; 38 #size-cells = <2>;
39 ranges; 39 ranges;
40 40
41 secmon@100000000 { 41 secmon@100000000 {
42 reg = <0x1 0x00000000 42 reg = <0x1 0x00000000 0x0 0x20000>;
43 no-map; 43 no-map;
44 }; 44 };
45 45
46 jpu@130000000 { 46 jpu@130000000 {
47 reg = <0x1 0x30000000 47 reg = <0x1 0x30000000 0x0 0x08000000>; // 128M
48 no-map; 48 no-map;
49 }; 49 };
50 50
51 vpu@138000000 { 51 vpu@138000000 {
52 reg = <0x1 0x38000000 52 reg = <0x1 0x38000000 0x0 0x08000000>; // 128M
53 no-map; 53 no-map;
54 }; 54 };
55 }; 55 };
56 56
57 psci { 57 psci {
58 compatible = "arm,psci-0.2"; 58 compatible = "arm,psci-0.2";
59 method = "smc"; 59 method = "smc";
60 }; 60 };
61 61
62 timer { 62 timer {
63 compatible = "arm,armv8-timer" 63 compatible = "arm,armv8-timer";
64 interrupts = <GIC_PPI 13 IRQ_T 64 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
65 <GIC_PPI 14 IRQ_T 65 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
66 <GIC_PPI 11 IRQ_T 66 <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
67 <GIC_PPI 10 IRQ_T 67 <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
68 }; 68 };
69 69
70 osc: osc { 70 osc: osc {
71 compatible = "fixed-clock"; 71 compatible = "fixed-clock";
72 clock-frequency = <25000000>; 72 clock-frequency = <25000000>;
73 #clock-cells = <0>; 73 #clock-cells = <0>;
74 }; 74 };
75 75
76 soc { 76 soc {
77 compatible = "simple-bus"; 77 compatible = "simple-bus";
78 #address-cells = <2>; 78 #address-cells = <2>;
79 #size-cells = <2>; 79 #size-cells = <2>;
80 ranges; 80 ranges;
81 81
82 gic: interrupt-controller@5000 82 gic: interrupt-controller@50001000 {
83 compatible = "arm,gic- 83 compatible = "arm,gic-400";
84 reg = <0x0 0x50001000 84 reg = <0x0 0x50001000 0x0 0x1000>,
85 <0x0 0x50002000 85 <0x0 0x50002000 0x0 0x2000>;
86 interrupts = <GIC_PPI 86 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
87 interrupt-controller; 87 interrupt-controller;
88 #interrupt-cells = <3> 88 #interrupt-cells = <3>;
89 }; 89 };
90 90
91 sctrl: system-controller@50010 91 sctrl: system-controller@50010000 {
92 compatible = "bitmain, 92 compatible = "bitmain,bm1880-sctrl", "syscon",
93 "simple-m 93 "simple-mfd";
94 reg = <0x0 0x50010000 94 reg = <0x0 0x50010000 0x0 0x1000>;
95 #address-cells = <1>; 95 #address-cells = <1>;
96 #size-cells = <1>; 96 #size-cells = <1>;
97 ranges = <0x0 0x0 0x50 97 ranges = <0x0 0x0 0x50010000 0x1000>;
98 98
99 pinctrl: pinctrl@400 { 99 pinctrl: pinctrl@400 {
100 compatible = " 100 compatible = "bitmain,bm1880-pinctrl";
101 reg = <0x400 0 101 reg = <0x400 0x120>;
102 }; 102 };
103 103
104 clk: clock-controller@ 104 clk: clock-controller@e8 {
105 compatible = " 105 compatible = "bitmain,bm1880-clk";
106 reg = <0xe8 0x 106 reg = <0xe8 0x0c>, <0x800 0xb0>;
107 reg-names = "p 107 reg-names = "pll", "sys";
108 clocks = <&osc 108 clocks = <&osc>;
109 clock-names = 109 clock-names = "osc";
110 #clock-cells = 110 #clock-cells = <1>;
111 }; 111 };
112 112
113 rst: reset-controller@ 113 rst: reset-controller@c00 {
114 compatible = " 114 compatible = "bitmain,bm1880-reset";
115 reg = <0xc00 0 115 reg = <0xc00 0x8>;
116 #reset-cells = 116 #reset-cells = <1>;
117 }; 117 };
118 }; 118 };
119 119
120 gpio0: gpio@50027000 { 120 gpio0: gpio@50027000 {
121 #address-cells = <1>; 121 #address-cells = <1>;
122 #size-cells = <0>; 122 #size-cells = <0>;
123 compatible = "snps,dw- 123 compatible = "snps,dw-apb-gpio";
124 reg = <0x0 0x50027000 124 reg = <0x0 0x50027000 0x0 0x400>;
125 125
126 porta: gpio-controller 126 porta: gpio-controller@0 {
127 compatible = " 127 compatible = "snps,dw-apb-gpio-port";
128 gpio-controlle 128 gpio-controller;
129 #gpio-cells = 129 #gpio-cells = <2>;
130 ngpios = <32>; !! 130 snps,nr-gpios = <32>;
131 reg = <0>; 131 reg = <0>;
132 interrupt-cont 132 interrupt-controller;
133 #interrupt-cel 133 #interrupt-cells = <2>;
134 interrupts = < 134 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
135 }; 135 };
136 }; 136 };
137 137
138 gpio1: gpio@50027400 { 138 gpio1: gpio@50027400 {
139 #address-cells = <1>; 139 #address-cells = <1>;
140 #size-cells = <0>; 140 #size-cells = <0>;
141 compatible = "snps,dw- 141 compatible = "snps,dw-apb-gpio";
142 reg = <0x0 0x50027400 142 reg = <0x0 0x50027400 0x0 0x400>;
143 143
144 portb: gpio-controller 144 portb: gpio-controller@0 {
145 compatible = " 145 compatible = "snps,dw-apb-gpio-port";
146 gpio-controlle 146 gpio-controller;
147 #gpio-cells = 147 #gpio-cells = <2>;
148 ngpios = <32>; !! 148 snps,nr-gpios = <32>;
149 reg = <0>; 149 reg = <0>;
150 interrupt-cont 150 interrupt-controller;
151 #interrupt-cel 151 #interrupt-cells = <2>;
152 interrupts = < 152 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
153 }; 153 };
154 }; 154 };
155 155
156 gpio2: gpio@50027800 { 156 gpio2: gpio@50027800 {
157 #address-cells = <1>; 157 #address-cells = <1>;
158 #size-cells = <0>; 158 #size-cells = <0>;
159 compatible = "snps,dw- 159 compatible = "snps,dw-apb-gpio";
160 reg = <0x0 0x50027800 160 reg = <0x0 0x50027800 0x0 0x400>;
161 161
162 portc: gpio-controller 162 portc: gpio-controller@0 {
163 compatible = " 163 compatible = "snps,dw-apb-gpio-port";
164 gpio-controlle 164 gpio-controller;
165 #gpio-cells = 165 #gpio-cells = <2>;
166 ngpios = <8>; !! 166 snps,nr-gpios = <8>;
167 reg = <0>; 167 reg = <0>;
168 interrupt-cont 168 interrupt-controller;
169 #interrupt-cel 169 #interrupt-cells = <2>;
170 interrupts = < 170 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
171 }; 171 };
172 }; 172 };
173 173
174 uart0: serial@58018000 { 174 uart0: serial@58018000 {
175 compatible = "snps,dw- 175 compatible = "snps,dw-apb-uart";
176 reg = <0x0 0x58018000 176 reg = <0x0 0x58018000 0x0 0x2000>;
177 clocks = <&clk BM1880_ 177 clocks = <&clk BM1880_CLK_UART_500M>,
178 <&clk BM1880_ 178 <&clk BM1880_CLK_APB_UART>;
179 clock-names = "baudclk 179 clock-names = "baudclk", "apb_pclk";
180 interrupts = <GIC_SPI 180 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
181 reg-shift = <2>; 181 reg-shift = <2>;
182 reg-io-width = <4>; 182 reg-io-width = <4>;
183 resets = <&rst BM1880_ 183 resets = <&rst BM1880_RST_UART0_1_CLK>;
184 status = "disabled"; 184 status = "disabled";
185 }; 185 };
186 186
187 uart1: serial@5801a000 { !! 187 uart1: serial@5801A000 {
188 compatible = "snps,dw- 188 compatible = "snps,dw-apb-uart";
189 reg = <0x0 0x5801a000 189 reg = <0x0 0x5801a000 0x0 0x2000>;
190 clocks = <&clk BM1880_ 190 clocks = <&clk BM1880_CLK_UART_500M>,
191 <&clk BM1880_ 191 <&clk BM1880_CLK_APB_UART>;
192 clock-names = "baudclk 192 clock-names = "baudclk", "apb_pclk";
193 interrupts = <GIC_SPI 193 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
194 reg-shift = <2>; 194 reg-shift = <2>;
195 reg-io-width = <4>; 195 reg-io-width = <4>;
196 resets = <&rst BM1880_ 196 resets = <&rst BM1880_RST_UART0_1_ACLK>;
197 status = "disabled"; 197 status = "disabled";
198 }; 198 };
199 199
200 uart2: serial@5801c000 { !! 200 uart2: serial@5801C000 {
201 compatible = "snps,dw- 201 compatible = "snps,dw-apb-uart";
202 reg = <0x0 0x5801c000 202 reg = <0x0 0x5801c000 0x0 0x2000>;
203 clocks = <&clk BM1880_ 203 clocks = <&clk BM1880_CLK_UART_500M>,
204 <&clk BM1880_ 204 <&clk BM1880_CLK_APB_UART>;
205 clock-names = "baudclk 205 clock-names = "baudclk", "apb_pclk";
206 interrupts = <GIC_SPI 206 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
207 reg-shift = <2>; 207 reg-shift = <2>;
208 reg-io-width = <4>; 208 reg-io-width = <4>;
209 resets = <&rst BM1880_ 209 resets = <&rst BM1880_RST_UART2_3_CLK>;
210 status = "disabled"; 210 status = "disabled";
211 }; 211 };
212 212
213 uart3: serial@5801e000 { !! 213 uart3: serial@5801E000 {
214 compatible = "snps,dw- 214 compatible = "snps,dw-apb-uart";
215 reg = <0x0 0x5801e000 215 reg = <0x0 0x5801e000 0x0 0x2000>;
216 clocks = <&clk BM1880_ 216 clocks = <&clk BM1880_CLK_UART_500M>,
217 <&clk BM1880_ 217 <&clk BM1880_CLK_APB_UART>;
218 clock-names = "baudclk 218 clock-names = "baudclk", "apb_pclk";
219 interrupts = <GIC_SPI 219 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
220 reg-shift = <2>; 220 reg-shift = <2>;
221 reg-io-width = <4>; 221 reg-io-width = <4>;
222 resets = <&rst BM1880_ 222 resets = <&rst BM1880_RST_UART2_3_ACLK>;
223 status = "disabled"; 223 status = "disabled";
224 }; 224 };
225 }; 225 };
226 }; 226 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.