1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright (c) 2019 Linaro Ltd. 3 * Copyright (c) 2019 Linaro Ltd.
4 * Author: Manivannan Sadhasivam <manivannan.sa 4 * Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
5 */ 5 */
6 6
7 #include <dt-bindings/clock/bm1880-clock.h> <<
8 #include <dt-bindings/interrupt-controller/arm 7 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/reset/bitmain,bm1880-res <<
10 8
11 / { 9 / {
12 compatible = "bitmain,bm1880"; 10 compatible = "bitmain,bm1880";
13 interrupt-parent = <&gic>; 11 interrupt-parent = <&gic>;
14 #address-cells = <2>; 12 #address-cells = <2>;
15 #size-cells = <2>; 13 #size-cells = <2>;
16 14
17 cpus { 15 cpus {
18 #address-cells = <1>; 16 #address-cells = <1>;
19 #size-cells = <0>; 17 #size-cells = <0>;
20 18
21 cpu0: cpu@0 { 19 cpu0: cpu@0 {
22 device_type = "cpu"; 20 device_type = "cpu";
23 compatible = "arm,cort 21 compatible = "arm,cortex-a53";
24 reg = <0x0>; 22 reg = <0x0>;
25 enable-method = "psci" 23 enable-method = "psci";
26 }; 24 };
27 25
28 cpu1: cpu@1 { 26 cpu1: cpu@1 {
29 device_type = "cpu"; 27 device_type = "cpu";
30 compatible = "arm,cort 28 compatible = "arm,cortex-a53";
31 reg = <0x1>; 29 reg = <0x1>;
32 enable-method = "psci" 30 enable-method = "psci";
33 }; 31 };
34 }; 32 };
35 33
36 reserved-memory { 34 reserved-memory {
37 #address-cells = <2>; 35 #address-cells = <2>;
38 #size-cells = <2>; 36 #size-cells = <2>;
39 ranges; 37 ranges;
40 38
41 secmon@100000000 { 39 secmon@100000000 {
42 reg = <0x1 0x00000000 40 reg = <0x1 0x00000000 0x0 0x20000>;
43 no-map; 41 no-map;
44 }; 42 };
45 43
46 jpu@130000000 { 44 jpu@130000000 {
47 reg = <0x1 0x30000000 45 reg = <0x1 0x30000000 0x0 0x08000000>; // 128M
48 no-map; 46 no-map;
49 }; 47 };
50 48
51 vpu@138000000 { 49 vpu@138000000 {
52 reg = <0x1 0x38000000 50 reg = <0x1 0x38000000 0x0 0x08000000>; // 128M
53 no-map; 51 no-map;
54 }; 52 };
55 }; 53 };
56 54
57 psci { 55 psci {
58 compatible = "arm,psci-0.2"; 56 compatible = "arm,psci-0.2";
59 method = "smc"; 57 method = "smc";
60 }; 58 };
61 59
62 timer { 60 timer {
63 compatible = "arm,armv8-timer" 61 compatible = "arm,armv8-timer";
64 interrupts = <GIC_PPI 13 IRQ_T 62 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
65 <GIC_PPI 14 IRQ_T 63 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
66 <GIC_PPI 11 IRQ_T 64 <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
67 <GIC_PPI 10 IRQ_T 65 <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
68 }; 66 };
69 67
70 osc: osc { <<
71 compatible = "fixed-clock"; <<
72 clock-frequency = <25000000>; <<
73 #clock-cells = <0>; <<
74 }; <<
75 <<
76 soc { 68 soc {
77 compatible = "simple-bus"; 69 compatible = "simple-bus";
78 #address-cells = <2>; 70 #address-cells = <2>;
79 #size-cells = <2>; 71 #size-cells = <2>;
80 ranges; 72 ranges;
81 73
82 gic: interrupt-controller@5000 74 gic: interrupt-controller@50001000 {
83 compatible = "arm,gic- 75 compatible = "arm,gic-400";
84 reg = <0x0 0x50001000 76 reg = <0x0 0x50001000 0x0 0x1000>,
85 <0x0 0x50002000 77 <0x0 0x50002000 0x0 0x2000>;
86 interrupts = <GIC_PPI 78 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
87 interrupt-controller; 79 interrupt-controller;
88 #interrupt-cells = <3> 80 #interrupt-cells = <3>;
89 }; 81 };
90 82
91 sctrl: system-controller@50010 83 sctrl: system-controller@50010000 {
92 compatible = "bitmain, 84 compatible = "bitmain,bm1880-sctrl", "syscon",
93 "simple-m 85 "simple-mfd";
94 reg = <0x0 0x50010000 86 reg = <0x0 0x50010000 0x0 0x1000>;
95 #address-cells = <1>; 87 #address-cells = <1>;
96 #size-cells = <1>; 88 #size-cells = <1>;
97 ranges = <0x0 0x0 0x50 89 ranges = <0x0 0x0 0x50010000 0x1000>;
98 90
99 pinctrl: pinctrl@400 { !! 91 pinctrl: pinctrl@50 {
100 compatible = " 92 compatible = "bitmain,bm1880-pinctrl";
101 reg = <0x400 0 !! 93 reg = <0x50 0x4B0>;
102 }; <<
103 <<
104 clk: clock-controller@ <<
105 compatible = " <<
106 reg = <0xe8 0x <<
107 reg-names = "p <<
108 clocks = <&osc <<
109 clock-names = <<
110 #clock-cells = <<
111 }; <<
112 <<
113 rst: reset-controller@ <<
114 compatible = " <<
115 reg = <0xc00 0 <<
116 #reset-cells = <<
117 }; 94 };
118 }; 95 };
119 96
120 gpio0: gpio@50027000 { 97 gpio0: gpio@50027000 {
121 #address-cells = <1>; 98 #address-cells = <1>;
122 #size-cells = <0>; 99 #size-cells = <0>;
123 compatible = "snps,dw- 100 compatible = "snps,dw-apb-gpio";
124 reg = <0x0 0x50027000 101 reg = <0x0 0x50027000 0x0 0x400>;
125 102
126 porta: gpio-controller 103 porta: gpio-controller@0 {
127 compatible = " 104 compatible = "snps,dw-apb-gpio-port";
128 gpio-controlle 105 gpio-controller;
129 #gpio-cells = 106 #gpio-cells = <2>;
130 ngpios = <32>; !! 107 snps,nr-gpios = <32>;
131 reg = <0>; 108 reg = <0>;
132 interrupt-cont 109 interrupt-controller;
133 #interrupt-cel 110 #interrupt-cells = <2>;
134 interrupts = < 111 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
135 }; 112 };
136 }; 113 };
137 114
138 gpio1: gpio@50027400 { 115 gpio1: gpio@50027400 {
139 #address-cells = <1>; 116 #address-cells = <1>;
140 #size-cells = <0>; 117 #size-cells = <0>;
141 compatible = "snps,dw- 118 compatible = "snps,dw-apb-gpio";
142 reg = <0x0 0x50027400 119 reg = <0x0 0x50027400 0x0 0x400>;
143 120
144 portb: gpio-controller 121 portb: gpio-controller@0 {
145 compatible = " 122 compatible = "snps,dw-apb-gpio-port";
146 gpio-controlle 123 gpio-controller;
147 #gpio-cells = 124 #gpio-cells = <2>;
148 ngpios = <32>; !! 125 snps,nr-gpios = <32>;
149 reg = <0>; 126 reg = <0>;
150 interrupt-cont 127 interrupt-controller;
151 #interrupt-cel 128 #interrupt-cells = <2>;
152 interrupts = < 129 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
153 }; 130 };
154 }; 131 };
155 132
156 gpio2: gpio@50027800 { 133 gpio2: gpio@50027800 {
157 #address-cells = <1>; 134 #address-cells = <1>;
158 #size-cells = <0>; 135 #size-cells = <0>;
159 compatible = "snps,dw- 136 compatible = "snps,dw-apb-gpio";
160 reg = <0x0 0x50027800 137 reg = <0x0 0x50027800 0x0 0x400>;
161 138
162 portc: gpio-controller 139 portc: gpio-controller@0 {
163 compatible = " 140 compatible = "snps,dw-apb-gpio-port";
164 gpio-controlle 141 gpio-controller;
165 #gpio-cells = 142 #gpio-cells = <2>;
166 ngpios = <8>; !! 143 snps,nr-gpios = <8>;
167 reg = <0>; 144 reg = <0>;
168 interrupt-cont 145 interrupt-controller;
169 #interrupt-cel 146 #interrupt-cells = <2>;
170 interrupts = < 147 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
171 }; 148 };
172 }; 149 };
173 150
174 uart0: serial@58018000 { 151 uart0: serial@58018000 {
175 compatible = "snps,dw- 152 compatible = "snps,dw-apb-uart";
176 reg = <0x0 0x58018000 153 reg = <0x0 0x58018000 0x0 0x2000>;
177 clocks = <&clk BM1880_ <<
178 <&clk BM1880_ <<
179 clock-names = "baudclk <<
180 interrupts = <GIC_SPI 154 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
181 reg-shift = <2>; 155 reg-shift = <2>;
182 reg-io-width = <4>; 156 reg-io-width = <4>;
183 resets = <&rst BM1880_ <<
184 status = "disabled"; 157 status = "disabled";
185 }; 158 };
186 159
187 uart1: serial@5801a000 { !! 160 uart1: serial@5801A000 {
188 compatible = "snps,dw- 161 compatible = "snps,dw-apb-uart";
189 reg = <0x0 0x5801a000 162 reg = <0x0 0x5801a000 0x0 0x2000>;
190 clocks = <&clk BM1880_ <<
191 <&clk BM1880_ <<
192 clock-names = "baudclk <<
193 interrupts = <GIC_SPI 163 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
194 reg-shift = <2>; 164 reg-shift = <2>;
195 reg-io-width = <4>; 165 reg-io-width = <4>;
196 resets = <&rst BM1880_ <<
197 status = "disabled"; 166 status = "disabled";
198 }; 167 };
199 168
200 uart2: serial@5801c000 { !! 169 uart2: serial@5801C000 {
201 compatible = "snps,dw- 170 compatible = "snps,dw-apb-uart";
202 reg = <0x0 0x5801c000 171 reg = <0x0 0x5801c000 0x0 0x2000>;
203 clocks = <&clk BM1880_ <<
204 <&clk BM1880_ <<
205 clock-names = "baudclk <<
206 interrupts = <GIC_SPI 172 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
207 reg-shift = <2>; 173 reg-shift = <2>;
208 reg-io-width = <4>; 174 reg-io-width = <4>;
209 resets = <&rst BM1880_ <<
210 status = "disabled"; 175 status = "disabled";
211 }; 176 };
212 177
213 uart3: serial@5801e000 { !! 178 uart3: serial@5801E000 {
214 compatible = "snps,dw- 179 compatible = "snps,dw-apb-uart";
215 reg = <0x0 0x5801e000 180 reg = <0x0 0x5801e000 0x0 0x2000>;
216 clocks = <&clk BM1880_ <<
217 <&clk BM1880_ <<
218 clock-names = "baudclk <<
219 interrupts = <GIC_SPI 181 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
220 reg-shift = <2>; 182 reg-shift = <2>;
221 reg-io-width = <4>; 183 reg-io-width = <4>;
222 resets = <&rst BM1880_ <<
223 status = "disabled"; 184 status = "disabled";
224 }; 185 };
225 }; 186 };
226 }; 187 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.