1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright 2022 Broadcom Ltd. 3 * Copyright 2022 Broadcom Ltd.
4 */ 4 */
5 5
6 #include <dt-bindings/interrupt-controller/irq 6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/arm 7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 8
9 / { 9 / {
10 compatible = "brcm,bcm6813", "brcm,bcm 10 compatible = "brcm,bcm6813", "brcm,bcmbca";
11 #address-cells = <2>; 11 #address-cells = <2>;
12 #size-cells = <2>; 12 #size-cells = <2>;
13 13
14 interrupt-parent = <&gic>; 14 interrupt-parent = <&gic>;
15 15
16 cpus { 16 cpus {
17 #address-cells = <2>; 17 #address-cells = <2>;
18 #size-cells = <0>; 18 #size-cells = <0>;
19 19
20 B53_0: cpu@0 { 20 B53_0: cpu@0 {
21 compatible = "brcm,bra 21 compatible = "brcm,brahma-b53";
22 device_type = "cpu"; 22 device_type = "cpu";
23 reg = <0x0 0x0>; 23 reg = <0x0 0x0>;
24 next-level-cache = <&L 24 next-level-cache = <&L2_0>;
25 enable-method = "psci" 25 enable-method = "psci";
26 }; 26 };
27 27
28 B53_1: cpu@1 { 28 B53_1: cpu@1 {
29 compatible = "brcm,bra 29 compatible = "brcm,brahma-b53";
30 device_type = "cpu"; 30 device_type = "cpu";
31 reg = <0x0 0x1>; 31 reg = <0x0 0x1>;
32 next-level-cache = <&L 32 next-level-cache = <&L2_0>;
33 enable-method = "psci" 33 enable-method = "psci";
34 }; 34 };
35 35
36 B53_2: cpu@2 { 36 B53_2: cpu@2 {
37 compatible = "brcm,bra 37 compatible = "brcm,brahma-b53";
38 device_type = "cpu"; 38 device_type = "cpu";
39 reg = <0x0 0x2>; 39 reg = <0x0 0x2>;
40 next-level-cache = <&L 40 next-level-cache = <&L2_0>;
41 enable-method = "psci" 41 enable-method = "psci";
42 }; 42 };
43 43
44 B53_3: cpu@3 { 44 B53_3: cpu@3 {
45 compatible = "brcm,bra 45 compatible = "brcm,brahma-b53";
46 device_type = "cpu"; 46 device_type = "cpu";
47 reg = <0x0 0x3>; 47 reg = <0x0 0x3>;
48 next-level-cache = <&L 48 next-level-cache = <&L2_0>;
49 enable-method = "psci" 49 enable-method = "psci";
50 }; 50 };
51 51
52 L2_0: l2-cache0 { 52 L2_0: l2-cache0 {
53 compatible = "cache"; 53 compatible = "cache";
54 cache-level = <2>; 54 cache-level = <2>;
55 cache-unified; 55 cache-unified;
56 }; 56 };
57 }; 57 };
58 58
59 timer { 59 timer {
60 compatible = "arm,armv8-timer" 60 compatible = "arm,armv8-timer";
61 interrupts = <GIC_PPI 13 (GIC_ 61 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
62 <GIC_PPI 14 (GIC_CPU_M 62 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
63 <GIC_PPI 11 (GIC_CPU_M 63 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
64 <GIC_PPI 10 (GIC_CPU_M 64 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
65 }; 65 };
66 66
67 pmu: pmu { 67 pmu: pmu {
68 compatible = "arm,cortex-a53-p 68 compatible = "arm,cortex-a53-pmu";
69 interrupts = <GIC_SPI 7 IRQ_TY 69 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
70 <GIC_SPI 8 IRQ_TYPE_LE 70 <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
71 <GIC_SPI 9 IRQ_TYPE_LE 71 <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
72 <GIC_SPI 10 IRQ_TYPE_L 72 <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
73 interrupt-affinity = <&B53_0>, 73 interrupt-affinity = <&B53_0>, <&B53_1>,
74 <&B53_2>, <&B53_3>; 74 <&B53_2>, <&B53_3>;
75 }; 75 };
76 76
77 clocks: clocks { 77 clocks: clocks {
78 periph_clk: periph-clk { 78 periph_clk: periph-clk {
79 compatible = "fixed-cl 79 compatible = "fixed-clock";
80 #clock-cells = <0>; 80 #clock-cells = <0>;
81 clock-frequency = <200 81 clock-frequency = <200000000>;
82 }; 82 };
83 83
84 uart_clk: uart-clk { 84 uart_clk: uart-clk {
85 compatible = "fixed-fa 85 compatible = "fixed-factor-clock";
86 #clock-cells = <0>; 86 #clock-cells = <0>;
87 clocks = <&periph_clk> 87 clocks = <&periph_clk>;
88 clock-div = <4>; 88 clock-div = <4>;
89 clock-mult = <1>; 89 clock-mult = <1>;
90 }; 90 };
91 91
92 hsspi_pll: hsspi-pll { 92 hsspi_pll: hsspi-pll {
93 compatible = "fixed-cl 93 compatible = "fixed-clock";
94 #clock-cells = <0>; 94 #clock-cells = <0>;
95 clock-frequency = <200 95 clock-frequency = <200000000>;
96 }; 96 };
97 }; 97 };
98 98
99 psci { 99 psci {
100 compatible = "arm,psci-0.2"; 100 compatible = "arm,psci-0.2";
101 method = "smc"; 101 method = "smc";
102 }; 102 };
103 103
104 axi@81000000 { 104 axi@81000000 {
105 compatible = "simple-bus"; 105 compatible = "simple-bus";
106 #address-cells = <1>; 106 #address-cells = <1>;
107 #size-cells = <1>; 107 #size-cells = <1>;
108 ranges = <0x0 0x0 0x81000000 0 108 ranges = <0x0 0x0 0x81000000 0x8000>;
109 109
110 gic: interrupt-controller@1000 110 gic: interrupt-controller@1000 {
111 compatible = "arm,gic- 111 compatible = "arm,gic-400";
112 #interrupt-cells = <3> 112 #interrupt-cells = <3>;
113 interrupt-controller; 113 interrupt-controller;
114 interrupts = <GIC_PPI 114 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
115 reg = <0x1000 0x1000>, 115 reg = <0x1000 0x1000>,
116 <0x2000 0x2000 116 <0x2000 0x2000>,
117 <0x4000 0x2000 117 <0x4000 0x2000>,
118 <0x6000 0x2000 118 <0x6000 0x2000>;
119 }; 119 };
120 }; 120 };
121 121
122 bus@ff800000 { 122 bus@ff800000 {
123 compatible = "simple-bus"; 123 compatible = "simple-bus";
124 #address-cells = <1>; 124 #address-cells = <1>;
125 #size-cells = <1>; 125 #size-cells = <1>;
126 ranges = <0x0 0x0 0xff800000 0 126 ranges = <0x0 0x0 0xff800000 0x800000>;
127 127
128 hsspi: spi@1000 { 128 hsspi: spi@1000 {
129 #address-cells = <1>; 129 #address-cells = <1>;
130 #size-cells = <0>; 130 #size-cells = <0>;
131 compatible = "brcm,bcm 131 compatible = "brcm,bcm6813-hsspi", "brcm,bcmbca-hsspi-v1.1";
132 reg = <0x1000 0x600>, 132 reg = <0x1000 0x600>, <0x2610 0x4>;
133 reg-names = "hsspi", " 133 reg-names = "hsspi", "spim-ctrl";
134 interrupts = <GIC_SPI 134 interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
135 clocks = <&hsspi_pll & 135 clocks = <&hsspi_pll &hsspi_pll>;
136 clock-names = "hsspi", 136 clock-names = "hsspi", "pll";
137 num-cs = <8>; 137 num-cs = <8>;
138 status = "disabled"; 138 status = "disabled";
139 }; 139 };
140 140
141 nand_controller: nand-controll 141 nand_controller: nand-controller@1800 {
142 #address-cells = <1>; 142 #address-cells = <1>;
143 #size-cells = <0>; 143 #size-cells = <0>;
144 compatible = "brcm,nan 144 compatible = "brcm,nand-bcm63138", "brcm,brcmnand-v7.1", "brcm,brcmnand";
145 reg = <0x1800 0x600>, 145 reg = <0x1800 0x600>, <0x2000 0x10>;
146 reg-names = "nand", "n 146 reg-names = "nand", "nand-int-base";
147 status = "disabled"; 147 status = "disabled";
148 148
149 nandcs: nand@0 { 149 nandcs: nand@0 {
150 compatible = " 150 compatible = "brcm,nandcs";
151 reg = <0>; 151 reg = <0>;
152 }; 152 };
153 }; 153 };
154 154
155 uart0: serial@12000 { 155 uart0: serial@12000 {
156 compatible = "arm,pl01 156 compatible = "arm,pl011", "arm,primecell";
157 reg = <0x12000 0x1000> 157 reg = <0x12000 0x1000>;
158 interrupts = <GIC_SPI 158 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
159 clocks = <&uart_clk>, 159 clocks = <&uart_clk>, <&uart_clk>;
160 clock-names = "uartclk 160 clock-names = "uartclk", "apb_pclk";
161 status = "disabled"; 161 status = "disabled";
162 }; 162 };
163 }; 163 };
164 }; 164 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.