1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Device Tree Include file for Freescale Laye 3 * Device Tree Include file for Freescale Layerscape-1046A family SoC.
4 * 4 *
5 * Copyright 2016 Freescale Semiconductor, Inc 5 * Copyright 2016 Freescale Semiconductor, Inc.
6 * Copyright 2019-2020 NXP 6 * Copyright 2019-2020 NXP
7 * 7 *
8 * Mingkai Hu <mingkai.hu@nxp.com> 8 * Mingkai Hu <mingkai.hu@nxp.com>
9 */ 9 */
10 10
11 /dts-v1/; 11 /dts-v1/;
12 12
13 #include "fsl-ls1046a.dtsi" 13 #include "fsl-ls1046a.dtsi"
14 14
15 / { 15 / {
16 model = "LS1046A RDB Board"; 16 model = "LS1046A RDB Board";
17 compatible = "fsl,ls1046a-rdb", "fsl,l 17 compatible = "fsl,ls1046a-rdb", "fsl,ls1046a";
18 18
19 aliases { 19 aliases {
20 serial0 = &duart0; 20 serial0 = &duart0;
21 serial1 = &duart1; 21 serial1 = &duart1;
22 serial2 = &duart2; 22 serial2 = &duart2;
23 serial3 = &duart3; 23 serial3 = &duart3;
24 }; 24 };
25 25
26 chosen { 26 chosen {
27 stdout-path = "serial0:115200n 27 stdout-path = "serial0:115200n8";
28 }; 28 };
29 }; 29 };
30 30
31 &duart0 { 31 &duart0 {
32 status = "okay"; 32 status = "okay";
33 }; 33 };
34 34
35 &duart1 { 35 &duart1 {
36 status = "okay"; 36 status = "okay";
37 }; 37 };
38 38
39 &esdhc { 39 &esdhc {
40 mmc-hs200-1_8v; 40 mmc-hs200-1_8v;
41 sd-uhs-sdr104; 41 sd-uhs-sdr104;
42 sd-uhs-sdr50; 42 sd-uhs-sdr50;
43 sd-uhs-sdr25; 43 sd-uhs-sdr25;
44 sd-uhs-sdr12; 44 sd-uhs-sdr12;
45 }; 45 };
46 46
47 &i2c0 { 47 &i2c0 {
48 status = "okay"; 48 status = "okay";
49 49
50 ina220@40 { 50 ina220@40 {
51 compatible = "ti,ina220"; 51 compatible = "ti,ina220";
52 reg = <0x40>; 52 reg = <0x40>;
53 shunt-resistor = <1000>; 53 shunt-resistor = <1000>;
54 }; 54 };
55 55
56 temp-sensor@4c { 56 temp-sensor@4c {
57 compatible = "adi,adt7461"; 57 compatible = "adi,adt7461";
58 reg = <0x4c>; 58 reg = <0x4c>;
59 }; 59 };
60 60
61 eeprom@52 { 61 eeprom@52 {
62 compatible = "onnn,cat24c05", !! 62 compatible = "atmel,24c512";
63 reg = <0x52>; 63 reg = <0x52>;
64 }; 64 };
>> 65
>> 66 eeprom@53 {
>> 67 compatible = "atmel,24c512";
>> 68 reg = <0x53>;
>> 69 };
65 }; 70 };
66 71
67 &i2c3 { 72 &i2c3 {
68 status = "okay"; 73 status = "okay";
69 74
70 rtc@51 { 75 rtc@51 {
71 compatible = "nxp,pcf2129"; 76 compatible = "nxp,pcf2129";
72 reg = <0x51>; 77 reg = <0x51>;
73 /* IRQ_RTC_B -> IRQ05, active 78 /* IRQ_RTC_B -> IRQ05, active low */
74 interrupts-extended = <&extirq 79 interrupts-extended = <&extirq 5 IRQ_TYPE_LEVEL_LOW>;
75 }; 80 };
76 }; 81 };
77 82
78 &ifc { 83 &ifc {
79 #address-cells = <2>; 84 #address-cells = <2>;
80 #size-cells = <1>; 85 #size-cells = <1>;
81 /* NAND Flashe and CPLD on board */ 86 /* NAND Flashe and CPLD on board */
82 ranges = <0x0 0x0 0x0 0x7e800000 0x000 87 ranges = <0x0 0x0 0x0 0x7e800000 0x00010000
83 0x2 0x0 0x0 0x7fb00000 0x000 88 0x2 0x0 0x0 0x7fb00000 0x00000100>;
84 status = "okay"; 89 status = "okay";
85 90
86 nand@0,0 { 91 nand@0,0 {
87 compatible = "fsl,ifc-nand"; 92 compatible = "fsl,ifc-nand";
88 #address-cells = <1>; 93 #address-cells = <1>;
89 #size-cells = <1>; 94 #size-cells = <1>;
90 reg = <0x0 0x0 0x10000>; 95 reg = <0x0 0x0 0x10000>;
91 }; 96 };
92 97
93 cpld: board-control@2,0 { 98 cpld: board-control@2,0 {
94 compatible = "fsl,ls1046ardb-c 99 compatible = "fsl,ls1046ardb-cpld";
95 reg = <0x2 0x0 0x0000100>; 100 reg = <0x2 0x0 0x0000100>;
96 }; 101 };
97 }; 102 };
98 103
99 &qspi { 104 &qspi {
100 status = "okay"; 105 status = "okay";
101 106
102 s25fs512s0: flash@0 { 107 s25fs512s0: flash@0 {
103 compatible = "jedec,spi-nor"; 108 compatible = "jedec,spi-nor";
104 #address-cells = <1>; 109 #address-cells = <1>;
105 #size-cells = <1>; 110 #size-cells = <1>;
106 spi-max-frequency = <50000000> 111 spi-max-frequency = <50000000>;
107 spi-rx-bus-width = <4>; 112 spi-rx-bus-width = <4>;
108 spi-tx-bus-width = <1>; 113 spi-tx-bus-width = <1>;
109 reg = <0>; 114 reg = <0>;
110 }; 115 };
111 116
112 s25fs512s1: flash@1 { 117 s25fs512s1: flash@1 {
113 compatible = "jedec,spi-nor"; 118 compatible = "jedec,spi-nor";
114 #address-cells = <1>; 119 #address-cells = <1>;
115 #size-cells = <1>; 120 #size-cells = <1>;
116 spi-max-frequency = <50000000> 121 spi-max-frequency = <50000000>;
117 spi-rx-bus-width = <4>; 122 spi-rx-bus-width = <4>;
118 spi-tx-bus-width = <1>; 123 spi-tx-bus-width = <1>;
119 reg = <1>; 124 reg = <1>;
120 }; 125 };
121 }; 126 };
122 127
123 &usb1 { 128 &usb1 {
124 dr_mode = "otg"; 129 dr_mode = "otg";
125 }; 130 };
126 131
127 #include "fsl-ls1046-post.dtsi" 132 #include "fsl-ls1046-post.dtsi"
128 133
129 &fman0 { 134 &fman0 {
130 ethernet@e4000 { 135 ethernet@e4000 {
131 phy-handle = <&rgmii_phy1>; 136 phy-handle = <&rgmii_phy1>;
132 phy-connection-type = "rgmii-i 137 phy-connection-type = "rgmii-id";
133 }; 138 };
134 139
135 ethernet@e6000 { 140 ethernet@e6000 {
136 phy-handle = <&rgmii_phy2>; 141 phy-handle = <&rgmii_phy2>;
137 phy-connection-type = "rgmii-i 142 phy-connection-type = "rgmii-id";
138 }; 143 };
139 144
140 ethernet@e8000 { 145 ethernet@e8000 {
141 phy-handle = <&sgmii_phy1>; 146 phy-handle = <&sgmii_phy1>;
142 phy-connection-type = "sgmii"; 147 phy-connection-type = "sgmii";
143 }; 148 };
144 149
145 ethernet@ea000 { 150 ethernet@ea000 {
146 phy-handle = <&sgmii_phy2>; 151 phy-handle = <&sgmii_phy2>;
147 phy-connection-type = "sgmii"; 152 phy-connection-type = "sgmii";
148 }; 153 };
149 154
150 ethernet@f0000 { /* 10GEC1 */ 155 ethernet@f0000 { /* 10GEC1 */
151 phy-handle = <&aqr106_phy>; 156 phy-handle = <&aqr106_phy>;
152 phy-connection-type = "xgmii"; 157 phy-connection-type = "xgmii";
153 }; 158 };
154 159
155 ethernet@f2000 { /* 10GEC2 */ 160 ethernet@f2000 { /* 10GEC2 */
156 phy-connection-type = "10gbase !! 161 fixed-link = <0 1 1000 0 0>;
157 managed = "in-band-status"; !! 162 phy-connection-type = "xgmii";
158 }; 163 };
159 164
160 mdio@fc000 { 165 mdio@fc000 {
161 rgmii_phy1: ethernet-phy@1 { 166 rgmii_phy1: ethernet-phy@1 {
162 reg = <0x1>; 167 reg = <0x1>;
163 }; 168 };
164 169
165 rgmii_phy2: ethernet-phy@2 { 170 rgmii_phy2: ethernet-phy@2 {
166 reg = <0x2>; 171 reg = <0x2>;
167 }; 172 };
168 173
169 sgmii_phy1: ethernet-phy@3 { 174 sgmii_phy1: ethernet-phy@3 {
170 reg = <0x3>; 175 reg = <0x3>;
171 }; 176 };
172 177
173 sgmii_phy2: ethernet-phy@4 { 178 sgmii_phy2: ethernet-phy@4 {
174 reg = <0x4>; 179 reg = <0x4>;
175 }; 180 };
176 }; 181 };
177 182
178 mdio@fd000 { 183 mdio@fd000 {
179 aqr106_phy: ethernet-phy@0 { 184 aqr106_phy: ethernet-phy@0 {
180 compatible = "ethernet 185 compatible = "ethernet-phy-ieee802.3-c45";
181 interrupts = <0 131 4> 186 interrupts = <0 131 4>;
182 reg = <0x0>; 187 reg = <0x0>;
183 }; 188 };
184 }; 189 };
185 }; 190 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.