1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 // 2 //
3 // Device Tree file for LX2162AQDS 3 // Device Tree file for LX2162AQDS
4 // 4 //
5 // Copyright 2020 NXP 5 // Copyright 2020 NXP
6 6
7 /dts-v1/; 7 /dts-v1/;
8 8
9 #include "fsl-lx2160a.dtsi" 9 #include "fsl-lx2160a.dtsi"
10 10
11 / { 11 / {
12 model = "NXP Layerscape LX2162AQDS"; 12 model = "NXP Layerscape LX2162AQDS";
13 compatible = "fsl,lx2162a-qds", "fsl,l 13 compatible = "fsl,lx2162a-qds", "fsl,lx2160a";
14 14
15 aliases { 15 aliases {
16 crypto = &crypto; 16 crypto = &crypto;
17 mmc0 = &esdhc0; 17 mmc0 = &esdhc0;
18 mmc1 = &esdhc1; 18 mmc1 = &esdhc1;
19 serial0 = &uart0; 19 serial0 = &uart0;
20 }; 20 };
21 21
22 chosen { 22 chosen {
23 stdout-path = "serial0:115200n 23 stdout-path = "serial0:115200n8";
24 }; 24 };
25 25
26 sb_3v3: regulator-sb3v3 { 26 sb_3v3: regulator-sb3v3 {
27 compatible = "regulator-fixed" 27 compatible = "regulator-fixed";
28 regulator-name = "LTM4619-3.3V 28 regulator-name = "LTM4619-3.3VSB";
29 regulator-min-microvolt = <330 29 regulator-min-microvolt = <3300000>;
30 regulator-max-microvolt = <330 30 regulator-max-microvolt = <3300000>;
31 }; 31 };
32 32
33 mdio-mux-1 { 33 mdio-mux-1 {
34 compatible = "mdio-mux-multipl 34 compatible = "mdio-mux-multiplexer";
35 mux-controls = <&mux 0>; 35 mux-controls = <&mux 0>;
36 mdio-parent-bus = <&emdio1>; 36 mdio-parent-bus = <&emdio1>;
37 #address-cells = <1>; !! 37 #address-cells=<1>;
38 #size-cells = <0>; 38 #size-cells = <0>;
39 39
40 mdio@0 { /* On-board RTL8211F 40 mdio@0 { /* On-board RTL8211F PHY #1 RGMII1 */
41 reg = <0x00>; 41 reg = <0x00>;
42 #address-cells = <1>; 42 #address-cells = <1>;
43 #size-cells = <0>; 43 #size-cells = <0>;
44 44
45 rgmii_phy1: ethernet-p 45 rgmii_phy1: ethernet-phy@1 {
46 compatible = " 46 compatible = "ethernet-phy-id001c.c916";
47 reg = <0x1>; 47 reg = <0x1>;
48 eee-broken-100 48 eee-broken-1000t;
49 }; 49 };
50 }; 50 };
51 51
52 mdio@8 { /* On-board RTL8211F 52 mdio@8 { /* On-board RTL8211F PHY #2 RGMII2 */
53 reg = <0x8>; 53 reg = <0x8>;
54 #address-cells = <1>; 54 #address-cells = <1>;
55 #size-cells = <0>; 55 #size-cells = <0>;
56 56
57 rgmii_phy2: ethernet-p 57 rgmii_phy2: ethernet-phy@2 {
58 compatible = " 58 compatible = "ethernet-phy-id001c.c916";
59 reg = <0x2>; 59 reg = <0x2>;
60 eee-broken-100 60 eee-broken-1000t;
61 }; 61 };
62 }; 62 };
63 63
64 mdio@18 { /* Slot #1 */ 64 mdio@18 { /* Slot #1 */
65 reg = <0x18>; 65 reg = <0x18>;
66 #address-cells = <1>; 66 #address-cells = <1>;
67 #size-cells = <0>; 67 #size-cells = <0>;
68 }; 68 };
69 69
70 mdio@19 { /* Slot #2 */ 70 mdio@19 { /* Slot #2 */
71 reg = <0x19>; 71 reg = <0x19>;
72 #address-cells = <1>; 72 #address-cells = <1>;
73 #size-cells = <0>; 73 #size-cells = <0>;
74 }; 74 };
75 75
76 mdio@1a { /* Slot #3 */ 76 mdio@1a { /* Slot #3 */
77 reg = <0x1a>; 77 reg = <0x1a>;
78 #address-cells = <1>; 78 #address-cells = <1>;
79 #size-cells = <0>; 79 #size-cells = <0>;
80 }; 80 };
81 81
82 mdio@1b { /* Slot #4 */ 82 mdio@1b { /* Slot #4 */
83 reg = <0x1b>; 83 reg = <0x1b>;
84 #address-cells = <1>; 84 #address-cells = <1>;
85 #size-cells = <0>; 85 #size-cells = <0>;
86 }; 86 };
87 87
88 mdio@1c { /* Slot #5 */ 88 mdio@1c { /* Slot #5 */
89 reg = <0x1c>; 89 reg = <0x1c>;
90 #address-cells = <1>; 90 #address-cells = <1>;
91 #size-cells = <0>; 91 #size-cells = <0>;
92 }; 92 };
93 93
94 mdio@1d { /* Slot #6 */ 94 mdio@1d { /* Slot #6 */
95 reg = <0x1d>; 95 reg = <0x1d>;
96 #address-cells = <1>; 96 #address-cells = <1>;
97 #size-cells = <0>; 97 #size-cells = <0>;
98 }; 98 };
99 99
100 mdio@1e { /* Slot #7 */ 100 mdio@1e { /* Slot #7 */
101 reg = <0x1e>; 101 reg = <0x1e>;
102 #address-cells = <1>; 102 #address-cells = <1>;
103 #size-cells = <0>; 103 #size-cells = <0>;
104 }; 104 };
105 105
106 mdio@1f { /* Slot #8 */ 106 mdio@1f { /* Slot #8 */
107 reg = <0x1f>; 107 reg = <0x1f>;
108 #address-cells = <1>; 108 #address-cells = <1>;
109 #size-cells = <0>; 109 #size-cells = <0>;
110 }; 110 };
111 }; 111 };
112 112
113 mdio-mux-2 { 113 mdio-mux-2 {
114 compatible = "mdio-mux-multipl 114 compatible = "mdio-mux-multiplexer";
115 mux-controls = <&mux 1>; 115 mux-controls = <&mux 1>;
116 mdio-parent-bus = <&emdio2>; 116 mdio-parent-bus = <&emdio2>;
117 #address-cells = <1>; !! 117 #address-cells=<1>;
118 #size-cells = <0>; 118 #size-cells = <0>;
119 119
120 mdio@0 { /* Slot #1 (secondary 120 mdio@0 { /* Slot #1 (secondary EMI) */
121 reg = <0x00>; 121 reg = <0x00>;
122 #address-cells = <1>; 122 #address-cells = <1>;
123 #size-cells = <0>; 123 #size-cells = <0>;
124 }; 124 };
125 125
126 mdio@1 { /* Slot #2 (secondary 126 mdio@1 { /* Slot #2 (secondary EMI) */
127 reg = <0x01>; 127 reg = <0x01>;
128 #address-cells = <1>; 128 #address-cells = <1>;
129 #size-cells = <0>; 129 #size-cells = <0>;
130 }; 130 };
131 131
132 mdio@2 { /* Slot #3 (secondary 132 mdio@2 { /* Slot #3 (secondary EMI) */
133 reg = <0x02>; 133 reg = <0x02>;
134 #address-cells = <1>; 134 #address-cells = <1>;
135 #size-cells = <0>; 135 #size-cells = <0>;
136 }; 136 };
137 137
138 mdio@3 { /* Slot #4 (secondary 138 mdio@3 { /* Slot #4 (secondary EMI) */
139 reg = <0x03>; 139 reg = <0x03>;
140 #address-cells = <1>; 140 #address-cells = <1>;
141 #size-cells = <0>; 141 #size-cells = <0>;
142 }; 142 };
143 143
144 mdio@4 { /* Slot #5 (secondary 144 mdio@4 { /* Slot #5 (secondary EMI) */
145 reg = <0x04>; 145 reg = <0x04>;
146 #address-cells = <1>; 146 #address-cells = <1>;
147 #size-cells = <0>; 147 #size-cells = <0>;
148 }; 148 };
149 149
150 mdio@5 { /* Slot #6 (secondary 150 mdio@5 { /* Slot #6 (secondary EMI) */
151 reg = <0x05>; 151 reg = <0x05>;
152 #address-cells = <1>; 152 #address-cells = <1>;
153 #size-cells = <0>; 153 #size-cells = <0>;
154 }; 154 };
155 155
156 mdio@6 { /* Slot #7 (secondary 156 mdio@6 { /* Slot #7 (secondary EMI) */
157 reg = <0x06>; 157 reg = <0x06>;
158 #address-cells = <1>; 158 #address-cells = <1>;
159 #size-cells = <0>; 159 #size-cells = <0>;
160 }; 160 };
161 161
162 mdio@7 { /* Slot #8 (secondary 162 mdio@7 { /* Slot #8 (secondary EMI) */
163 reg = <0x07>; 163 reg = <0x07>;
164 #address-cells = <1>; 164 #address-cells = <1>;
165 #size-cells = <0>; 165 #size-cells = <0>;
166 }; 166 };
167 }; 167 };
168 }; 168 };
169 169
170 &can0 { <<
171 status = "okay"; <<
172 }; <<
173 <<
174 &can1 { <<
175 status = "okay"; <<
176 }; <<
177 <<
178 &crypto { 170 &crypto {
179 status = "okay"; 171 status = "okay";
180 }; 172 };
181 173
182 &dpmac17 { 174 &dpmac17 {
183 phy-handle = <&rgmii_phy1>; 175 phy-handle = <&rgmii_phy1>;
184 phy-connection-type = "rgmii-id"; 176 phy-connection-type = "rgmii-id";
185 }; 177 };
186 178
187 &dpmac18 { 179 &dpmac18 {
188 phy-handle = <&rgmii_phy2>; 180 phy-handle = <&rgmii_phy2>;
189 phy-connection-type = "rgmii-id"; 181 phy-connection-type = "rgmii-id";
190 }; 182 };
191 183
192 &dspi0 { 184 &dspi0 {
193 status = "okay"; 185 status = "okay";
194 186
195 dflash0: flash@0 { 187 dflash0: flash@0 {
196 #address-cells = <1>; 188 #address-cells = <1>;
197 #size-cells = <1>; 189 #size-cells = <1>;
198 compatible = "jedec,spi-nor"; 190 compatible = "jedec,spi-nor";
199 reg = <0>; 191 reg = <0>;
200 spi-max-frequency = <1000000>; 192 spi-max-frequency = <1000000>;
201 }; 193 };
202 }; 194 };
203 195
204 &dspi1 { 196 &dspi1 {
205 status = "okay"; 197 status = "okay";
206 198
207 dflash1: flash@0 { 199 dflash1: flash@0 {
208 #address-cells = <1>; 200 #address-cells = <1>;
209 #size-cells = <1>; 201 #size-cells = <1>;
210 compatible = "jedec,spi-nor"; 202 compatible = "jedec,spi-nor";
211 reg = <0>; 203 reg = <0>;
212 spi-max-frequency = <1000000>; 204 spi-max-frequency = <1000000>;
213 }; 205 };
214 }; 206 };
215 207
216 &dspi2 { 208 &dspi2 {
217 status = "okay"; 209 status = "okay";
218 210
219 dflash2: flash@0 { 211 dflash2: flash@0 {
220 #address-cells = <1>; 212 #address-cells = <1>;
221 #size-cells = <1>; 213 #size-cells = <1>;
222 compatible = "jedec,spi-nor"; 214 compatible = "jedec,spi-nor";
223 reg = <0>; 215 reg = <0>;
224 spi-max-frequency = <1000000>; 216 spi-max-frequency = <1000000>;
225 }; 217 };
226 }; 218 };
227 219
228 &emdio1 { 220 &emdio1 {
229 status = "okay"; 221 status = "okay";
230 }; 222 };
231 223
232 &emdio2 { 224 &emdio2 {
233 status = "okay"; 225 status = "okay";
234 }; 226 };
235 227
236 &esdhc0 { 228 &esdhc0 {
237 sd-uhs-sdr104; <<
238 sd-uhs-sdr50; <<
239 sd-uhs-sdr25; <<
240 sd-uhs-sdr12; <<
241 status = "okay"; 229 status = "okay";
242 }; 230 };
243 231
244 &esdhc1 { 232 &esdhc1 {
245 mmc-hs200-1_8v; <<
246 mmc-hs400-1_8v; <<
247 bus-width = <8>; <<
248 status = "okay"; 233 status = "okay";
249 }; 234 };
250 235
251 &fspi { 236 &fspi {
252 status = "okay"; 237 status = "okay";
253 238
254 mt35xu512aba0: flash@0 { 239 mt35xu512aba0: flash@0 {
255 #address-cells = <1>; 240 #address-cells = <1>;
256 #size-cells = <1>; 241 #size-cells = <1>;
257 compatible = "jedec,spi-nor"; 242 compatible = "jedec,spi-nor";
258 m25p,fast-read; 243 m25p,fast-read;
259 spi-max-frequency = <50000000> 244 spi-max-frequency = <50000000>;
260 reg = <0>; 245 reg = <0>;
261 spi-rx-bus-width = <8>; 246 spi-rx-bus-width = <8>;
262 spi-tx-bus-width = <8>; 247 spi-tx-bus-width = <8>;
263 }; 248 };
264 }; 249 };
265 250
266 &i2c0 { 251 &i2c0 {
267 status = "okay"; 252 status = "okay";
268 253
269 fpga@66 { 254 fpga@66 {
270 compatible = "fsl,lx2160aqds-f 255 compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c",
271 "simple-mfd"; 256 "simple-mfd";
272 reg = <0x66>; 257 reg = <0x66>;
273 258
274 mux: mux-controller { 259 mux: mux-controller {
275 compatible = "reg-mux" 260 compatible = "reg-mux";
276 #mux-control-cells = < 261 #mux-control-cells = <1>;
277 mux-reg-masks = <0x54 262 mux-reg-masks = <0x54 0xf8>, /* 0: reg 0x54, bits 7:3 */
278 <0x54 263 <0x54 0x07>; /* 1: reg 0x54, bit 2:0 */
279 }; 264 };
280 }; 265 };
281 266
282 i2c-mux@77 { 267 i2c-mux@77 {
283 compatible = "nxp,pca9547"; 268 compatible = "nxp,pca9547";
284 reg = <0x77>; 269 reg = <0x77>;
285 #address-cells = <1>; 270 #address-cells = <1>;
286 #size-cells = <0>; 271 #size-cells = <0>;
287 272
288 i2c@2 { 273 i2c@2 {
289 #address-cells = <1>; 274 #address-cells = <1>;
290 #size-cells = <0>; 275 #size-cells = <0>;
291 reg = <0x2>; 276 reg = <0x2>;
292 277
293 power-monitor@40 { 278 power-monitor@40 {
294 compatible = " 279 compatible = "ti,ina220";
295 reg = <0x40>; 280 reg = <0x40>;
296 shunt-resistor 281 shunt-resistor = <500>;
297 }; 282 };
298 283
299 power-monitor@41 { 284 power-monitor@41 {
300 compatible = " 285 compatible = "ti,ina220";
301 reg = <0x41>; 286 reg = <0x41>;
302 shunt-resistor 287 shunt-resistor = <1000>;
303 }; 288 };
304 }; 289 };
305 290
306 i2c@3 { 291 i2c@3 {
307 #address-cells = <1>; 292 #address-cells = <1>;
308 #size-cells = <0>; 293 #size-cells = <0>;
309 reg = <0x3>; 294 reg = <0x3>;
310 295
311 temperature-sensor@4c 296 temperature-sensor@4c {
312 compatible = " 297 compatible = "nxp,sa56004";
313 reg = <0x4c>; 298 reg = <0x4c>;
314 vcc-supply = < 299 vcc-supply = <&sb_3v3>;
315 }; 300 };
316 301
317 rtc@51 { 302 rtc@51 {
318 compatible = " 303 compatible = "nxp,pcf2129";
319 reg = <0x51>; 304 reg = <0x51>;
320 /* IRQ_RTC_B - <<
321 interrupts-ext <<
322 }; 305 };
323 }; 306 };
324 }; 307 };
325 }; <<
326 <<
327 &optee { <<
328 status = "okay"; <<
329 }; 308 };
330 309
331 &sata0 { 310 &sata0 {
332 status = "okay"; 311 status = "okay";
333 }; 312 };
334 313
335 &sata1 { 314 &sata1 {
336 status = "okay"; 315 status = "okay";
337 }; 316 };
338 317
339 &sata2 { 318 &sata2 {
340 status = "okay"; 319 status = "okay";
341 }; 320 };
342 321
343 &sata3 { 322 &sata3 {
344 status = "okay"; 323 status = "okay";
345 }; 324 };
346 325
347 &uart0 { 326 &uart0 {
348 status = "okay"; 327 status = "okay";
349 }; 328 };
350 329
351 &uart1 { 330 &uart1 {
352 status = "okay"; 331 status = "okay";
353 }; 332 };
354 333
355 &usb0 { 334 &usb0 {
356 status = "okay"; 335 status = "okay";
357 }; 336 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.