1 // SPDX-License-Identifier: GPL-2.0-only and M
2
3 /*
4 * Copyright 2024 NXP
5 */
6
7 mipi0_subsys: bus@56220000 {
8 compatible = "simple-bus";
9 interrupt-parent = <&irqsteer_mipi0>;
10 #address-cells = <1>;
11 #size-cells = <1>;
12 ranges = <0x56220000 0x0 0x56220000 0x
13
14 irqsteer_mipi0: interrupt-controller@5
15 compatible = "fsl,imx8qxp-irqs
16 reg = <0x56220000 0x1000>;
17 interrupts = <GIC_SPI 59 IRQ_T
18 interrupt-controller;
19 interrupt-parent = <&gic>;
20 #interrupt-cells = <1>;
21 clocks = <&mipi0_lis_lpcg IMX_
22 clock-names = "ipg";
23 power-domains = <&pd IMX_SC_R_
24 fsl,channel = <0>;
25 fsl,num-irqs = <32>;
26 };
27
28 mipi0_lis_lpcg: clock-controller@56223
29 compatible = "fsl,imx8qxp-lpcg
30 reg = <0x56223000 0x4>;
31 #clock-cells = <1>;
32 power-domains = <&pd IMX_SC_R_
33 };
34
35 mipi0_pwm_lpcg: clock-controller@56223
36 compatible = "fsl,imx8qxp-lpcg
37 reg = <0x5622300c 0x4>;
38 #clock-cells = <1>;
39 power-domains = <&pd IMX_SC_R_
40 };
41
42 mipi0_i2c0_lpcg_ipg_clk: clock-control
43 compatible = "fsl,imx8qxp-lpcg
44 reg = <0x56223014 0x4>;
45 #clock-cells = <1>;
46 clocks = <&mipi0_i2c0_lpcg_ipg
47 clock-indices = <IMX_LPCG_CLK_
48 clock-output-names = "mipi0_i2
49 power-domains = <&pd IMX_SC_R_
50 };
51
52 mipi0_i2c0_lpcg_ipg_s_clk: clock-contr
53 compatible = "fsl,imx8qxp-lpcg
54 reg = <0x56223018 0x4>;
55 #clock-cells = <1>;
56 clocks = <&dsi_ipg_clk>;
57 clock-indices = <IMX_LPCG_CLK_
58 clock-output-names = "mipi0_i2
59 power-domains = <&pd IMX_SC_R_
60 };
61
62 mipi0_i2c0_lpcg_clk: clock-controller@
63 compatible = "fsl,imx8qxp-lpcg
64 reg = <0x5622301c 0x4>;
65 #clock-cells = <1>;
66 clocks = <&clk IMX_SC_R_MIPI_0
67 clock-indices = <IMX_LPCG_CLK_
68 clock-output-names = "mipi0_i2
69 power-domains = <&pd IMX_SC_R_
70 };
71
72 mipi0_i2c1_lpcg_ipg_clk: clock-control
73 compatible = "fsl,imx8qxp-lpcg
74 reg = <0x56223024 0x4>;
75 #clock-cells = <1>;
76 clocks = <&mipi0_i2c1_lpcg_ipg
77 clock-indices = <IMX_LPCG_CLK_
78 clock-output-names = "mipi0_i2
79 power-domains = <&pd IMX_SC_R_
80 };
81
82 mipi0_i2c1_lpcg_ipg_s_clk: clock-contr
83 compatible = "fsl,imx8qxp-lpcg
84 reg = <0x56223028 0x4>;
85 #clock-cells = <1>;
86 clocks = <&dsi_ipg_clk>;
87 clock-indices = <IMX_LPCG_CLK_
88 clock-output-names = "mipi0_i2
89 power-domains = <&pd IMX_SC_R_
90 };
91
92 mipi0_i2c1_lpcg_clk: clock-controller@
93 compatible = "fsl,imx8qxp-lpcg
94 reg = <0x5622302c 0x4>;
95 #clock-cells = <1>;
96 clocks = <&clk IMX_SC_R_MIPI_0
97 clock-indices = <IMX_LPCG_CLK_
98 clock-output-names = "mipi0_i2
99 power-domains = <&pd IMX_SC_R_
100 };
101
102 pwm_mipi0: pwm@56224000 {
103 compatible = "fsl,imx8qxp-pwm"
104 reg = <0x56224000 0x1000>;
105 clocks = <&mipi0_pwm_lpcg IMX_
106 <&mipi0_pwm_lpcg IMX_
107 clock-names = "ipg", "per";
108 assigned-clocks = <&clk IMX_SC
109 assigned-clock-rates = <240000
110 #pwm-cells = <3>;
111 power-domains = <&pd IMX_SC_R_
112 status = "disabled";
113 };
114
115 i2c0_mipi0: i2c@56226000 {
116 compatible = "fsl,imx8qm-lpi2c
117 reg = <0x56226000 0x1000>;
118 #address-cells = <1>;
119 #size-cells = <0>;
120 interrupts = <8>;
121 clocks = <&mipi0_i2c0_lpcg_clk
122 <&mipi0_i2c0_lpcg_ipg
123 clock-names = "per", "ipg";
124 assigned-clocks = <&mipi0_i2c0
125 assigned-clock-rates = <240000
126 power-domains = <&pd IMX_SC_R_
127 status = "disabled";
128 };
129 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.