1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /*
3 * Copyright 2019-2020 NXP
4 */
5
6 /dts-v1/;
7
8 #include <dt-bindings/usb/pd.h>
9 #include "imx8mm-evk.dtsi"
10
11 / {
12 model = "FSL i.MX8MM EVK board";
13 compatible = "fsl,imx8mm-evk", "fsl,im
14
15 aliases {
16 spi0 = &flexspi;
17 };
18 };
19
20 &ddrc {
21 operating-points-v2 = <&ddrc_opp_table
22
23 ddrc_opp_table: opp-table {
24 compatible = "operating-points
25
26 opp-25000000 {
27 opp-hz = /bits/ 64 <25
28 };
29
30 opp-100000000 {
31 opp-hz = /bits/ 64 <10
32 };
33
34 opp-750000000 {
35 opp-hz = /bits/ 64 <75
36 };
37 };
38 };
39
40 &flexspi {
41 pinctrl-names = "default";
42 pinctrl-0 = <&pinctrl_flexspi>;
43 status = "okay";
44
45 flash@0 {
46 reg = <0>;
47 #address-cells = <1>;
48 #size-cells = <1>;
49 compatible = "jedec,spi-nor";
50 spi-max-frequency = <80000000>
51 spi-tx-bus-width = <1>;
52 spi-rx-bus-width = <4>;
53 };
54 };
55
56 &usdhc3 {
57 assigned-clocks = <&clk IMX8MM_CLK_USD
58 assigned-clock-rates = <400000000>;
59 pinctrl-names = "default", "state_100m
60 pinctrl-0 = <&pinctrl_usdhc3>;
61 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
62 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
63 bus-width = <8>;
64 non-removable;
65 status = "okay";
66 };
67
68 &iomuxc {
69 pinctrl_flexspi: flexspigrp {
70 fsl,pins = <
71 MX8MM_IOMUXC_NAND_ALE_
72 MX8MM_IOMUXC_NAND_CE0_
73 MX8MM_IOMUXC_NAND_DATA
74 MX8MM_IOMUXC_NAND_DATA
75 MX8MM_IOMUXC_NAND_DATA
76 MX8MM_IOMUXC_NAND_DATA
77 >;
78 };
79
80 pinctrl_usdhc3: usdhc3grp {
81 fsl,pins = <
82 MX8MM_IOMUXC_NAND_WE_B
83 MX8MM_IOMUXC_NAND_WP_B
84 MX8MM_IOMUXC_NAND_DATA
85 MX8MM_IOMUXC_NAND_DATA
86 MX8MM_IOMUXC_NAND_DATA
87 MX8MM_IOMUXC_NAND_DATA
88 MX8MM_IOMUXC_NAND_DATA
89 MX8MM_IOMUXC_NAND_RE_B
90 MX8MM_IOMUXC_NAND_CE2_
91 MX8MM_IOMUXC_NAND_CE3_
92 MX8MM_IOMUXC_NAND_CLE_
93 MX8MM_IOMUXC_NAND_CE1_
94 >;
95 };
96
97 pinctrl_usdhc3_100mhz: usdhc3-100mhzgr
98 fsl,pins = <
99 MX8MM_IOMUXC_NAND_WE_B
100 MX8MM_IOMUXC_NAND_WP_B
101 MX8MM_IOMUXC_NAND_DATA
102 MX8MM_IOMUXC_NAND_DATA
103 MX8MM_IOMUXC_NAND_DATA
104 MX8MM_IOMUXC_NAND_DATA
105 MX8MM_IOMUXC_NAND_RE_B
106 MX8MM_IOMUXC_NAND_CE2_
107 MX8MM_IOMUXC_NAND_CE3_
108 MX8MM_IOMUXC_NAND_CLE_
109 MX8MM_IOMUXC_NAND_CE1_
110 >;
111 };
112
113 pinctrl_usdhc3_200mhz: usdhc3-200mhzgr
114 fsl,pins = <
115 MX8MM_IOMUXC_NAND_WE_B
116 MX8MM_IOMUXC_NAND_WP_B
117 MX8MM_IOMUXC_NAND_DATA
118 MX8MM_IOMUXC_NAND_DATA
119 MX8MM_IOMUXC_NAND_DATA
120 MX8MM_IOMUXC_NAND_DATA
121 MX8MM_IOMUXC_NAND_RE_B
122 MX8MM_IOMUXC_NAND_CE2_
123 MX8MM_IOMUXC_NAND_CE3_
124 MX8MM_IOMUXC_NAND_CLE_
125 MX8MM_IOMUXC_NAND_CE1_
126 >;
127 };
128 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.