~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/freescale/imx8mm-innocomm-wb15-evk.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm64/freescale/imx8mm-innocomm-wb15-evk.dts (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm64/freescale/imx8mm-innocomm-wb15-evk.dts (Version linux-6.11.7)


  1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)       1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2 /*                                                  2 /*
  3  * Copyright 2018 Bang & Olufsen                    3  * Copyright 2018 Bang & Olufsen
  4  * Copyright 2022 Pengutronix                       4  * Copyright 2022 Pengutronix
  5  */                                                 5  */
  6                                                     6 
  7 /dts-v1/;                                           7 /dts-v1/;
  8                                                     8 
  9 #include "imx8mm-innocomm-wb15.dtsi"                9 #include "imx8mm-innocomm-wb15.dtsi"
 10                                                    10 
 11 / {                                                11 / {
 12         model = "InnoComm WB15-EVK";               12         model = "InnoComm WB15-EVK";
 13         compatible = "innocomm,wb15-evk", "fsl     13         compatible = "innocomm,wb15-evk", "fsl,imx8mm";
 14                                                    14 
 15         chosen {                                   15         chosen {
 16                 stdout-path = &uart2;              16                 stdout-path = &uart2;
 17         };                                         17         };
 18                                                    18 
 19         leds {                                     19         leds {
 20                 compatible = "gpio-leds";          20                 compatible = "gpio-leds";
 21                 pinctrl-names = "default";         21                 pinctrl-names = "default";
 22                 pinctrl-0 = <&pinctrl_gpio_led     22                 pinctrl-0 = <&pinctrl_gpio_leds>;
 23                                                    23 
 24                 led-0 {                            24                 led-0 {
 25                         label = "debug";           25                         label = "debug";
 26                         gpios = <&gpio4 3 GPIO     26                         gpios = <&gpio4 3 GPIO_ACTIVE_HIGH>;
 27                         default-state = "off";     27                         default-state = "off";
 28                 };                                 28                 };
 29         };                                         29         };
 30                                                    30 
 31         reg_vsd_3v3: regulator-vsd-3v3 {           31         reg_vsd_3v3: regulator-vsd-3v3 {
 32                 compatible = "regulator-fixed"     32                 compatible = "regulator-fixed";
 33                 pinctrl-names = "default";         33                 pinctrl-names = "default";
 34                 pinctrl-0 = <&pinctrl_reg_vsd_     34                 pinctrl-0 = <&pinctrl_reg_vsd_3v3>;
 35                 regulator-name = "VSD_3V3";        35                 regulator-name = "VSD_3V3";
 36                 regulator-min-microvolt = <330     36                 regulator-min-microvolt = <3300000>;
 37                 regulator-max-microvolt = <330     37                 regulator-max-microvolt = <3300000>;
 38                 gpio = <&gpio2 19 GPIO_ACTIVE_     38                 gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
 39                 enable-active-high;                39                 enable-active-high;
 40         };                                         40         };
 41                                                    41 
 42         reg_ethphy: regulator-eth-phy {            42         reg_ethphy: regulator-eth-phy {
 43                 compatible = "regulator-fixed"     43                 compatible = "regulator-fixed";
 44                 pinctrl-names = "default";         44                 pinctrl-names = "default";
 45                 pinctrl-0 = <&pinctrl_fec_phy_     45                 pinctrl-0 = <&pinctrl_fec_phy_reg>;
 46                 regulator-name = "PHY_3V3";        46                 regulator-name = "PHY_3V3";
 47                 regulator-min-microvolt = <330     47                 regulator-min-microvolt = <3300000>;
 48                 regulator-max-microvolt = <330     48                 regulator-max-microvolt = <3300000>;
 49                 gpio = <&gpio1 10 GPIO_ACTIVE_     49                 gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
 50                 enable-active-high;                50                 enable-active-high;
 51         };                                         51         };
 52 };                                                 52 };
 53                                                    53 
 54 &fec1 {                                            54 &fec1 {
 55         pinctrl-names = "default";                 55         pinctrl-names = "default";
 56         pinctrl-0 = <&pinctrl_fec>;                56         pinctrl-0 = <&pinctrl_fec>;
 57         phy-mode = "rgmii-id";                     57         phy-mode = "rgmii-id";
 58         phy-handle = <&ethphy0>;                   58         phy-handle = <&ethphy0>;
 59         fsl,magic-packet;                          59         fsl,magic-packet;
 60         status = "okay";                           60         status = "okay";
 61                                                    61 
 62         mdio {                                     62         mdio {
 63                 #address-cells = <1>;              63                 #address-cells = <1>;
 64                 #size-cells = <0>;                 64                 #size-cells = <0>;
 65                                                    65 
 66                 ethphy0: ethernet-phy@1 {          66                 ethphy0: ethernet-phy@1 {
 67                         compatible = "ethernet     67                         compatible = "ethernet-phy-ieee802.3-c22";
 68                         reg = <0x1>;               68                         reg = <0x1>;
 69                         pinctrl-names = "defau     69                         pinctrl-names = "default";
 70                         pinctrl-0 = <&pinctrl_     70                         pinctrl-0 = <&pinctrl_fec_phy>;
 71                         reset-gpios = <&gpio1      71                         reset-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
 72                         phy-supply = <&reg_eth     72                         phy-supply = <&reg_ethphy>;
 73                 };                                 73                 };
 74         };                                         74         };
 75 };                                                 75 };
 76                                                    76 
 77 &uart2 {                                           77 &uart2 {
 78         status = "okay";                           78         status = "okay";
 79 };                                                 79 };
 80                                                    80 
 81 &usbotg1 {                                         81 &usbotg1 {
 82         dr_mode = "otg";                           82         dr_mode = "otg";
 83         samsung,picophy-pre-emp-curr-control =     83         samsung,picophy-pre-emp-curr-control = <3>;
 84         samsung,picophy-dc-vol-level-adjust =      84         samsung,picophy-dc-vol-level-adjust = <7>;
 85         disable-over-current;                      85         disable-over-current;
 86         status = "okay";                           86         status = "okay";
 87 };                                                 87 };
 88                                                    88 
 89 &usbotg2 {                                         89 &usbotg2 {
 90         dr_mode = "host";                          90         dr_mode = "host";
 91         samsung,picophy-pre-emp-curr-control =     91         samsung,picophy-pre-emp-curr-control = <3>;
 92         samsung,picophy-dc-vol-level-adjust =      92         samsung,picophy-dc-vol-level-adjust = <7>;
 93         disable-over-current;                      93         disable-over-current;
 94         status = "okay";                           94         status = "okay";
 95 };                                                 95 };
 96                                                    96 
 97 &usdhc2 {                                          97 &usdhc2 {
 98         cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>     98         cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
 99         vmmc-supply = <&reg_vsd_3v3>;              99         vmmc-supply = <&reg_vsd_3v3>;
100         status = "okay";                          100         status = "okay";
101 };                                                101 };
102                                                   102 
103 &iomuxc {                                         103 &iomuxc {
104         pinctrl_fec: fec-grp {                    104         pinctrl_fec: fec-grp {
105                 fsl,pins = <                      105                 fsl,pins = <
106                         MX8MM_IOMUXC_ENET_MDC_    106                         MX8MM_IOMUXC_ENET_MDC_ENET1_MDC                 0x03
107                         MX8MM_IOMUXC_ENET_MDIO    107                         MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO               0x03
108                         MX8MM_IOMUXC_ENET_TD3_    108                         MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3           0x1f
109                         MX8MM_IOMUXC_ENET_TD2_    109                         MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2           0x1f
110                         MX8MM_IOMUXC_ENET_TD1_    110                         MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1           0x1f
111                         MX8MM_IOMUXC_ENET_TD0_    111                         MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0           0x1f
112                         MX8MM_IOMUXC_ENET_RD3_    112                         MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3           0x91
113                         MX8MM_IOMUXC_ENET_RD2_    113                         MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2           0x91
114                         MX8MM_IOMUXC_ENET_RD1_    114                         MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1           0x91
115                         MX8MM_IOMUXC_ENET_RD0_    115                         MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0           0x91
116                         MX8MM_IOMUXC_ENET_TXC_    116                         MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC           0x1f
117                         MX8MM_IOMUXC_ENET_RXC_    117                         MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC           0x91
118                         MX8MM_IOMUXC_ENET_RX_C    118                         MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL     0x91
119                         MX8MM_IOMUXC_ENET_TX_C    119                         MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL     0x1f
120                 >;                                120                 >;
121         };                                        121         };
122                                                   122 
123         pinctrl_fec_phy: fec-phy-grp {            123         pinctrl_fec_phy: fec-phy-grp {
124                 fsl,pins = <                      124                 fsl,pins = <
125                         MX8MM_IOMUXC_GPIO1_IO0    125                         MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9               0x19
126                 >;                                126                 >;
127         };                                        127         };
128                                                   128 
129         pinctrl_fec_phy_reg: fec-phy-reg-grp {    129         pinctrl_fec_phy_reg: fec-phy-reg-grp {
130                 fsl,pins = <                      130                 fsl,pins = <
131                         MX8MM_IOMUXC_GPIO1_IO1    131                         MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10              0x16
132                 >;                                132                 >;
133         };                                        133         };
134                                                   134 
135         pinctrl_gpio_leds: led-grp {              135         pinctrl_gpio_leds: led-grp {
136                 fsl,pins = <                      136                 fsl,pins = <
137                         MX8MM_IOMUXC_SAI1_RXD1    137                         MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3        0xd6
138                 >;                                138                 >;
139         };                                        139         };
140                                                   140 
141         pinctrl_reg_vsd_3v3: reg-vsd-3v3-grp {    141         pinctrl_reg_vsd_3v3: reg-vsd-3v3-grp {
142                 fsl,pins = <                      142                 fsl,pins = <
143                         MX8MM_IOMUXC_SD2_RESET    143                         MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19     0x41
144                 >;                                144                 >;
145         };                                        145         };
146 };                                                146 };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php