1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
2 /* 2 /*
3 * Copyright (C) 2019 Kontron Electronics GmbH 3 * Copyright (C) 2019 Kontron Electronics GmbH
4 */ 4 */
5 5
6 #include "imx8mm.dtsi" 6 #include "imx8mm.dtsi"
7 7
8 / { 8 / {
9 model = "Kontron SL i.MX8MM (N801X SOM 9 model = "Kontron SL i.MX8MM (N801X SOM)";
10 compatible = "kontron,imx8mm-sl", "fsl 10 compatible = "kontron,imx8mm-sl", "fsl,imx8mm";
11 11
12 memory@40000000 { 12 memory@40000000 {
13 device_type = "memory"; 13 device_type = "memory";
14 /* 14 /*
15 * There are multiple SoM flav 15 * There are multiple SoM flavors with different DDR sizes.
16 * The smallest is 1GB. For la 16 * The smallest is 1GB. For larger sizes the bootloader will
17 * update the reg property. 17 * update the reg property.
18 */ 18 */
19 reg = <0x0 0x40000000 0 0x8000 19 reg = <0x0 0x40000000 0 0x80000000>;
20 }; 20 };
21 21
22 chosen { 22 chosen {
23 stdout-path = &uart3; 23 stdout-path = &uart3;
24 }; 24 };
25 }; 25 };
26 26
27 &A53_0 { 27 &A53_0 {
28 cpu-supply = <®_vdd_arm>; 28 cpu-supply = <®_vdd_arm>;
29 }; 29 };
30 30
31 &A53_1 { 31 &A53_1 {
32 cpu-supply = <®_vdd_arm>; 32 cpu-supply = <®_vdd_arm>;
33 }; 33 };
34 34
35 &A53_2 { 35 &A53_2 {
36 cpu-supply = <®_vdd_arm>; 36 cpu-supply = <®_vdd_arm>;
37 }; 37 };
38 38
39 &A53_3 { 39 &A53_3 {
40 cpu-supply = <®_vdd_arm>; 40 cpu-supply = <®_vdd_arm>;
41 }; 41 };
42 42
43 &ddrc { 43 &ddrc {
44 operating-points-v2 = <&ddrc_opp_table 44 operating-points-v2 = <&ddrc_opp_table>;
45 45
46 ddrc_opp_table: opp-table { 46 ddrc_opp_table: opp-table {
47 compatible = "operating-points 47 compatible = "operating-points-v2";
48 48
49 opp-100000000 { 49 opp-100000000 {
50 opp-hz = /bits/ 64 <10 50 opp-hz = /bits/ 64 <100000000>;
51 }; 51 };
52 52
53 opp-750000000 { 53 opp-750000000 {
54 opp-hz = /bits/ 64 <75 54 opp-hz = /bits/ 64 <750000000>;
55 }; 55 };
56 }; 56 };
57 }; 57 };
58 58
59 &ecspi1 { 59 &ecspi1 {
60 pinctrl-names = "default"; 60 pinctrl-names = "default";
61 pinctrl-0 = <&pinctrl_ecspi1>; 61 pinctrl-0 = <&pinctrl_ecspi1>;
62 cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>; 62 cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
63 status = "okay"; 63 status = "okay";
64 64
65 flash@0 { 65 flash@0 {
66 compatible = "mxicy,mx25r1635f 66 compatible = "mxicy,mx25r1635f", "jedec,spi-nor";
67 spi-max-frequency = <80000000> 67 spi-max-frequency = <80000000>;
68 reg = <0>; 68 reg = <0>;
69 69
70 partitions { 70 partitions {
71 compatible = "fixed-pa 71 compatible = "fixed-partitions";
72 #address-cells = <1>; 72 #address-cells = <1>;
73 #size-cells = <1>; 73 #size-cells = <1>;
74 74
75 partition@0 { 75 partition@0 {
76 label = "u-boo 76 label = "u-boot";
77 reg = <0x0 0x1 77 reg = <0x0 0x1e0000>;
78 }; 78 };
79 79
80 partition@1e0000 { 80 partition@1e0000 {
81 label = "env"; 81 label = "env";
82 reg = <0x1e000 82 reg = <0x1e0000 0x10000>;
83 }; 83 };
84 84
85 partition@1f0000 { 85 partition@1f0000 {
86 label = "env_r 86 label = "env_redundant";
87 reg = <0x1f000 87 reg = <0x1f0000 0x10000>;
88 }; 88 };
89 }; 89 };
90 }; 90 };
91 }; 91 };
92 92
93 &i2c1 { 93 &i2c1 {
94 clock-frequency = <400000>; 94 clock-frequency = <400000>;
95 pinctrl-names = "default"; 95 pinctrl-names = "default";
96 pinctrl-0 = <&pinctrl_i2c1>; 96 pinctrl-0 = <&pinctrl_i2c1>;
97 status = "okay"; 97 status = "okay";
98 98
99 pca9450: pmic@25 { 99 pca9450: pmic@25 {
100 compatible = "nxp,pca9450a"; 100 compatible = "nxp,pca9450a";
101 reg = <0x25>; 101 reg = <0x25>;
102 pinctrl-names = "default"; 102 pinctrl-names = "default";
103 pinctrl-0 = <&pinctrl_pmic>; 103 pinctrl-0 = <&pinctrl_pmic>;
104 interrupt-parent = <&gpio1>; 104 interrupt-parent = <&gpio1>;
105 interrupts = <0 IRQ_TYPE_LEVEL 105 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
106 106
107 regulators { 107 regulators {
108 reg_vdd_soc: BUCK1 { 108 reg_vdd_soc: BUCK1 {
109 regulator-name 109 regulator-name = "+0V8_VDD_SOC (BUCK1)";
110 regulator-min- 110 regulator-min-microvolt = <800000>;
111 regulator-max- 111 regulator-max-microvolt = <850000>;
112 regulator-boot 112 regulator-boot-on;
113 regulator-alwa 113 regulator-always-on;
114 regulator-ramp 114 regulator-ramp-delay = <3125>;
115 nxp,dvs-run-vo 115 nxp,dvs-run-voltage = <850000>;
116 nxp,dvs-standb 116 nxp,dvs-standby-voltage = <800000>;
117 }; 117 };
118 118
119 reg_vdd_arm: BUCK2 { 119 reg_vdd_arm: BUCK2 {
120 regulator-name 120 regulator-name = "+0V9_VDD_ARM (BUCK2)";
121 regulator-min- 121 regulator-min-microvolt = <850000>;
122 regulator-max- 122 regulator-max-microvolt = <950000>;
123 regulator-boot 123 regulator-boot-on;
124 regulator-alwa 124 regulator-always-on;
125 regulator-ramp 125 regulator-ramp-delay = <3125>;
126 nxp,dvs-run-vo 126 nxp,dvs-run-voltage = <950000>;
127 nxp,dvs-standb 127 nxp,dvs-standby-voltage = <850000>;
128 }; 128 };
129 129
130 reg_vdd_dram: BUCK3 { 130 reg_vdd_dram: BUCK3 {
131 regulator-name 131 regulator-name = "+0V9_VDD_DRAM&PU (BUCK3)";
132 regulator-min- 132 regulator-min-microvolt = <850000>;
133 regulator-max- 133 regulator-max-microvolt = <950000>;
134 regulator-boot 134 regulator-boot-on;
135 regulator-alwa 135 regulator-always-on;
136 }; 136 };
137 137
138 reg_vdd_3v3: BUCK4 { 138 reg_vdd_3v3: BUCK4 {
139 regulator-name 139 regulator-name = "+3V3 (BUCK4)";
140 regulator-min- 140 regulator-min-microvolt = <3300000>;
141 regulator-max- 141 regulator-max-microvolt = <3300000>;
142 regulator-boot 142 regulator-boot-on;
143 regulator-alwa 143 regulator-always-on;
144 }; 144 };
145 145
146 reg_vdd_1v8: BUCK5 { 146 reg_vdd_1v8: BUCK5 {
147 regulator-name 147 regulator-name = "+1V8 (BUCK5)";
148 regulator-min- 148 regulator-min-microvolt = <1800000>;
149 regulator-max- 149 regulator-max-microvolt = <1800000>;
150 regulator-boot 150 regulator-boot-on;
151 regulator-alwa 151 regulator-always-on;
152 }; 152 };
153 153
154 reg_nvcc_dram: BUCK6 { 154 reg_nvcc_dram: BUCK6 {
155 regulator-name 155 regulator-name = "+1V1_NVCC_DRAM (BUCK6)";
156 regulator-min- 156 regulator-min-microvolt = <1100000>;
157 regulator-max- 157 regulator-max-microvolt = <1100000>;
158 regulator-boot 158 regulator-boot-on;
159 regulator-alwa 159 regulator-always-on;
160 }; 160 };
161 161
162 reg_nvcc_snvs: LDO1 { 162 reg_nvcc_snvs: LDO1 {
163 regulator-name 163 regulator-name = "+1V8_NVCC_SNVS (LDO1)";
164 regulator-min- 164 regulator-min-microvolt = <1800000>;
165 regulator-max- 165 regulator-max-microvolt = <1800000>;
166 regulator-boot 166 regulator-boot-on;
167 regulator-alwa 167 regulator-always-on;
168 }; 168 };
169 169
170 reg_vdd_snvs: LDO2 { 170 reg_vdd_snvs: LDO2 {
171 regulator-name 171 regulator-name = "+0V8_VDD_SNVS (LDO2)";
172 regulator-min- 172 regulator-min-microvolt = <800000>;
173 regulator-max- 173 regulator-max-microvolt = <900000>;
174 regulator-boot 174 regulator-boot-on;
175 regulator-alwa 175 regulator-always-on;
176 }; 176 };
177 177
178 reg_vdda: LDO3 { 178 reg_vdda: LDO3 {
179 regulator-name 179 regulator-name = "+1V8_VDDA (LDO3)";
180 regulator-min- 180 regulator-min-microvolt = <1800000>;
181 regulator-max- 181 regulator-max-microvolt = <1800000>;
182 regulator-boot 182 regulator-boot-on;
183 regulator-alwa 183 regulator-always-on;
184 }; 184 };
185 185
186 reg_vdd_phy: LDO4 { 186 reg_vdd_phy: LDO4 {
187 regulator-name 187 regulator-name = "+0V9_VDD_PHY (LDO4)";
188 regulator-min- 188 regulator-min-microvolt = <900000>;
189 regulator-max- 189 regulator-max-microvolt = <900000>;
190 regulator-boot 190 regulator-boot-on;
191 regulator-alwa 191 regulator-always-on;
192 }; 192 };
193 193
194 reg_nvcc_sd: LDO5 { 194 reg_nvcc_sd: LDO5 {
195 regulator-name 195 regulator-name = "NVCC_SD (LDO5)";
196 regulator-min- 196 regulator-min-microvolt = <1800000>;
197 regulator-max- 197 regulator-max-microvolt = <3300000>;
198 }; 198 };
199 }; 199 };
200 }; 200 };
201 }; 201 };
202 202
203 &uart3 { /* console */ 203 &uart3 { /* console */
204 pinctrl-names = "default"; 204 pinctrl-names = "default";
205 pinctrl-0 = <&pinctrl_uart3>; 205 pinctrl-0 = <&pinctrl_uart3>;
206 status = "okay"; 206 status = "okay";
207 }; 207 };
208 208
209 &usdhc1 { 209 &usdhc1 {
210 pinctrl-names = "default", "state_100m 210 pinctrl-names = "default", "state_100mhz", "state_200mhz";
211 pinctrl-0 = <&pinctrl_usdhc1>; 211 pinctrl-0 = <&pinctrl_usdhc1>;
212 pinctrl-1 = <&pinctrl_usdhc1_100mhz>; 212 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
213 pinctrl-2 = <&pinctrl_usdhc1_200mhz>; 213 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
214 vmmc-supply = <®_vdd_3v3>; 214 vmmc-supply = <®_vdd_3v3>;
215 vqmmc-supply = <®_vdd_1v8>; 215 vqmmc-supply = <®_vdd_1v8>;
216 bus-width = <8>; 216 bus-width = <8>;
217 non-removable; 217 non-removable;
218 status = "okay"; 218 status = "okay";
219 }; 219 };
220 220
221 &wdog1 { 221 &wdog1 {
222 pinctrl-names = "default"; 222 pinctrl-names = "default";
223 pinctrl-0 = <&pinctrl_wdog>; 223 pinctrl-0 = <&pinctrl_wdog>;
224 fsl,ext-reset-output; 224 fsl,ext-reset-output;
225 status = "okay"; 225 status = "okay";
226 }; 226 };
227 227
228 &iomuxc { 228 &iomuxc {
229 pinctrl_ecspi1: ecspi1grp { 229 pinctrl_ecspi1: ecspi1grp {
230 fsl,pins = < 230 fsl,pins = <
231 MX8MM_IOMUXC_ECSPI1_MI 231 MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x82
232 MX8MM_IOMUXC_ECSPI1_MO 232 MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x82
233 MX8MM_IOMUXC_ECSPI1_SC 233 MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x82
234 MX8MM_IOMUXC_ECSPI1_SS 234 MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x19
235 >; 235 >;
236 }; 236 };
237 237
238 pinctrl_i2c1: i2c1grp { 238 pinctrl_i2c1: i2c1grp {
239 fsl,pins = < 239 fsl,pins = <
240 MX8MM_IOMUXC_I2C1_SCL_ !! 240 MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
241 MX8MM_IOMUXC_I2C1_SDA_ !! 241 MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3
242 >; 242 >;
243 }; 243 };
244 244
245 pinctrl_pmic: pmicgrp { 245 pinctrl_pmic: pmicgrp {
246 fsl,pins = < 246 fsl,pins = <
247 MX8MM_IOMUXC_GPIO1_IO0 247 MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x141
248 >; 248 >;
249 }; 249 };
250 250
251 pinctrl_uart3: uart3grp { 251 pinctrl_uart3: uart3grp {
252 fsl,pins = < 252 fsl,pins = <
253 MX8MM_IOMUXC_UART3_RXD 253 MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x140
254 MX8MM_IOMUXC_UART3_TXD 254 MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x140
255 >; 255 >;
256 }; 256 };
257 257
258 pinctrl_usdhc1: usdhc1grp { 258 pinctrl_usdhc1: usdhc1grp {
259 fsl,pins = < 259 fsl,pins = <
260 MX8MM_IOMUXC_SD1_CLK_U 260 MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190
261 MX8MM_IOMUXC_SD1_CMD_U 261 MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0
262 MX8MM_IOMUXC_SD1_DATA0 262 MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0
263 MX8MM_IOMUXC_SD1_DATA1 263 MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0
264 MX8MM_IOMUXC_SD1_DATA2 264 MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0
265 MX8MM_IOMUXC_SD1_DATA3 265 MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0
266 MX8MM_IOMUXC_SD1_DATA4 266 MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d0
267 MX8MM_IOMUXC_SD1_DATA5 267 MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d0
268 MX8MM_IOMUXC_SD1_DATA6 268 MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d0
269 MX8MM_IOMUXC_SD1_DATA7 269 MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d0
270 MX8MM_IOMUXC_SD1_RESET 270 MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019
271 MX8MM_IOMUXC_SD1_STROB 271 MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x190
272 >; 272 >;
273 }; 273 };
274 274
275 pinctrl_usdhc1_100mhz: usdhc1-100mhzgr 275 pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
276 fsl,pins = < 276 fsl,pins = <
277 MX8MM_IOMUXC_SD1_CLK_U 277 MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x194
278 MX8MM_IOMUXC_SD1_CMD_U 278 MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d4
279 MX8MM_IOMUXC_SD1_DATA0 279 MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d4
280 MX8MM_IOMUXC_SD1_DATA1 280 MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d4
281 MX8MM_IOMUXC_SD1_DATA2 281 MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d4
282 MX8MM_IOMUXC_SD1_DATA3 282 MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d4
283 MX8MM_IOMUXC_SD1_DATA4 283 MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d4
284 MX8MM_IOMUXC_SD1_DATA5 284 MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d4
285 MX8MM_IOMUXC_SD1_DATA6 285 MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d4
286 MX8MM_IOMUXC_SD1_DATA7 286 MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d4
287 MX8MM_IOMUXC_SD1_RESET 287 MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019
288 MX8MM_IOMUXC_SD1_STROB 288 MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x194
289 >; 289 >;
290 }; 290 };
291 291
292 pinctrl_usdhc1_200mhz: usdhc1-200mhzgr 292 pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
293 fsl,pins = < 293 fsl,pins = <
294 MX8MM_IOMUXC_SD1_CLK_U 294 MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x196
295 MX8MM_IOMUXC_SD1_CMD_U 295 MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d6
296 MX8MM_IOMUXC_SD1_DATA0 296 MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d6
297 MX8MM_IOMUXC_SD1_DATA1 297 MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d6
298 MX8MM_IOMUXC_SD1_DATA2 298 MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d6
299 MX8MM_IOMUXC_SD1_DATA3 299 MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d6
300 MX8MM_IOMUXC_SD1_DATA4 300 MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d6
301 MX8MM_IOMUXC_SD1_DATA5 301 MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d6
302 MX8MM_IOMUXC_SD1_DATA6 302 MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d6
303 MX8MM_IOMUXC_SD1_DATA7 303 MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d6
304 MX8MM_IOMUXC_SD1_RESET 304 MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0x019
305 MX8MM_IOMUXC_SD1_STROB 305 MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x196
306 >; 306 >;
307 }; 307 };
308 308
309 pinctrl_wdog: wdoggrp { 309 pinctrl_wdog: wdoggrp {
310 fsl,pins = < 310 fsl,pins = <
311 MX8MM_IOMUXC_GPIO1_IO0 311 MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
312 >; 312 >;
313 }; 313 };
314 }; 314 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.