1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright 2020 Gateworks Corporation 3 * Copyright 2020 Gateworks Corporation
4 */ 4 */
5 5
6 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/leds/common.h> 7 #include <dt-bindings/leds/common.h>
8 #include <dt-bindings/phy/phy-imx8-pcie.h> 8 #include <dt-bindings/phy/phy-imx8-pcie.h>
9 9
10 / { 10 / {
11 aliases { 11 aliases {
12 ethernet1 = ð1; 12 ethernet1 = ð1;
13 usb0 = &usbotg1; 13 usb0 = &usbotg1;
14 usb1 = &usbotg2; 14 usb1 = &usbotg2;
15 }; 15 };
16 16
17 led-controller { 17 led-controller {
18 compatible = "gpio-leds"; 18 compatible = "gpio-leds";
19 pinctrl-names = "default"; 19 pinctrl-names = "default";
20 pinctrl-0 = <&pinctrl_gpio_led 20 pinctrl-0 = <&pinctrl_gpio_leds>;
21 21
22 led-0 { 22 led-0 {
23 function = LED_FUNCTIO 23 function = LED_FUNCTION_STATUS;
24 color = <LED_COLOR_ID_ 24 color = <LED_COLOR_ID_GREEN>;
25 gpios = <&gpio5 5 GPIO 25 gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
26 default-state = "on"; 26 default-state = "on";
27 linux,default-trigger 27 linux,default-trigger = "heartbeat";
28 }; 28 };
29 29
30 led-1 { 30 led-1 {
31 function = LED_FUNCTIO 31 function = LED_FUNCTION_STATUS;
32 color = <LED_COLOR_ID_ 32 color = <LED_COLOR_ID_RED>;
33 gpios = <&gpio5 4 GPIO 33 gpios = <&gpio5 4 GPIO_ACTIVE_HIGH>;
34 default-state = "off"; 34 default-state = "off";
35 }; 35 };
36 }; 36 };
37 37
38 pcie0_refclk: pcie0-refclk { 38 pcie0_refclk: pcie0-refclk {
39 compatible = "fixed-clock"; 39 compatible = "fixed-clock";
40 #clock-cells = <0>; 40 #clock-cells = <0>;
41 clock-frequency = <100000000>; 41 clock-frequency = <100000000>;
42 }; 42 };
43 43
44 pps { 44 pps {
45 compatible = "pps-gpio"; 45 compatible = "pps-gpio";
46 pinctrl-names = "default"; 46 pinctrl-names = "default";
47 pinctrl-0 = <&pinctrl_pps>; 47 pinctrl-0 = <&pinctrl_pps>;
48 gpios = <&gpio1 15 GPIO_ACTIVE 48 gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
49 status = "okay"; 49 status = "okay";
50 }; 50 };
51 51
52 reg_1p8v: regulator-1p8v { 52 reg_1p8v: regulator-1p8v {
53 compatible = "regulator-fixed" 53 compatible = "regulator-fixed";
54 regulator-name = "1P8V"; 54 regulator-name = "1P8V";
55 regulator-min-microvolt = <180 55 regulator-min-microvolt = <1800000>;
56 regulator-max-microvolt = <180 56 regulator-max-microvolt = <1800000>;
57 regulator-always-on; 57 regulator-always-on;
58 }; 58 };
59 59
60 reg_3p3v: regulator-3p3v { 60 reg_3p3v: regulator-3p3v {
61 compatible = "regulator-fixed" 61 compatible = "regulator-fixed";
62 regulator-name = "3P3V"; 62 regulator-name = "3P3V";
63 regulator-min-microvolt = <330 63 regulator-min-microvolt = <3300000>;
64 regulator-max-microvolt = <330 64 regulator-max-microvolt = <3300000>;
65 regulator-always-on; 65 regulator-always-on;
66 }; 66 };
67 67
68 reg_usb_otg1_vbus: regulator-usb-otg1 68 reg_usb_otg1_vbus: regulator-usb-otg1 {
69 pinctrl-names = "default"; 69 pinctrl-names = "default";
70 pinctrl-0 = <&pinctrl_reg_usb1 70 pinctrl-0 = <&pinctrl_reg_usb1_en>;
71 compatible = "regulator-fixed" 71 compatible = "regulator-fixed";
72 regulator-name = "usb_otg1_vbu 72 regulator-name = "usb_otg1_vbus";
73 gpio = <&gpio1 12 GPIO_ACTIVE_ 73 gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
74 enable-active-high; 74 enable-active-high;
75 regulator-min-microvolt = <500 75 regulator-min-microvolt = <5000000>;
76 regulator-max-microvolt = <500 76 regulator-max-microvolt = <5000000>;
77 }; 77 };
78 78
79 reg_usb_otg2_vbus: regulator-usb-otg2 79 reg_usb_otg2_vbus: regulator-usb-otg2 {
80 pinctrl-names = "default"; 80 pinctrl-names = "default";
81 pinctrl-0 = <&pinctrl_reg_usb2 81 pinctrl-0 = <&pinctrl_reg_usb2_en>;
82 compatible = "regulator-fixed" 82 compatible = "regulator-fixed";
83 regulator-name = "usb_otg2_vbu 83 regulator-name = "usb_otg2_vbus";
84 gpio = <&gpio1 8 GPIO_ACTIVE_H 84 gpio = <&gpio1 8 GPIO_ACTIVE_HIGH>;
85 enable-active-high; 85 enable-active-high;
86 regulator-min-microvolt = <500 86 regulator-min-microvolt = <5000000>;
87 regulator-max-microvolt = <500 87 regulator-max-microvolt = <5000000>;
88 }; 88 };
89 89
90 reg_wifi_en: regulator-wifi-en { 90 reg_wifi_en: regulator-wifi-en {
91 pinctrl-names = "default"; 91 pinctrl-names = "default";
92 pinctrl-0 = <&pinctrl_reg_wl>; 92 pinctrl-0 = <&pinctrl_reg_wl>;
93 compatible = "regulator-fixed" 93 compatible = "regulator-fixed";
94 regulator-name = "wl"; 94 regulator-name = "wl";
95 gpio = <&gpio1 5 GPIO_ACTIVE_H 95 gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
96 startup-delay-us = <100>; 96 startup-delay-us = <100>;
97 enable-active-high; 97 enable-active-high;
98 regulator-min-microvolt = <330 98 regulator-min-microvolt = <3300000>;
99 regulator-max-microvolt = <330 99 regulator-max-microvolt = <3300000>;
100 }; 100 };
101 }; 101 };
102 102
103 /* off-board header */ 103 /* off-board header */
104 &ecspi2 { 104 &ecspi2 {
105 pinctrl-names = "default"; 105 pinctrl-names = "default";
106 pinctrl-0 = <&pinctrl_spi2>; 106 pinctrl-0 = <&pinctrl_spi2>;
107 cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW> !! 107 cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
108 <&gpio1 10 GPIO_ACTIVE_LOW> <<
109 status = "okay"; 108 status = "okay";
110 <<
111 tpm@1 { <<
112 compatible = "atmel,attpm20p", <<
113 reg = <0x1>; <<
114 spi-max-frequency = <36000000> <<
115 }; <<
116 }; 109 };
117 110
118 &gpio1 { 111 &gpio1 {
119 gpio-line-names = "rs485_term", "mipi_ 112 gpio-line-names = "rs485_term", "mipi_gpio4", "", "",
120 "", "", "pci_usb_sel", "dio0", 113 "", "", "pci_usb_sel", "dio0",
121 "", "dio1", "", "", "", "", "" 114 "", "dio1", "", "", "", "", "", "",
122 "", "", "", "", "", "", "", "" 115 "", "", "", "", "", "", "", "",
123 "", "", "", "", "", "", "", "" 116 "", "", "", "", "", "", "", "";
124 }; 117 };
125 118
126 &gpio4 { 119 &gpio4 {
127 gpio-line-names = "rs485_en", "mipi_gp 120 gpio-line-names = "rs485_en", "mipi_gpio3", "rs485_hd", "mipi_gpio2",
128 "mipi_gpio1", "", "", "pci_wdi 121 "mipi_gpio1", "", "", "pci_wdis#",
129 "", "", "", "", "", "", "", "" 122 "", "", "", "", "", "", "", "",
130 "", "", "", "", "", "", "", "" 123 "", "", "", "", "", "", "", "",
131 "", "", "", "", "", "", "", "" 124 "", "", "", "", "", "", "", "";
132 }; 125 };
133 126
134 &i2c2 { 127 &i2c2 {
135 clock-frequency = <400000>; 128 clock-frequency = <400000>;
136 pinctrl-names = "default"; 129 pinctrl-names = "default";
137 pinctrl-0 = <&pinctrl_i2c2>; 130 pinctrl-0 = <&pinctrl_i2c2>;
138 status = "okay"; 131 status = "okay";
139 132
140 accelerometer@19 { 133 accelerometer@19 {
141 pinctrl-names = "default"; 134 pinctrl-names = "default";
142 pinctrl-0 = <&pinctrl_accel>; 135 pinctrl-0 = <&pinctrl_accel>;
143 compatible = "st,lis2de12"; 136 compatible = "st,lis2de12";
144 reg = <0x19>; 137 reg = <0x19>;
145 st,drdy-int-pin = <1>; 138 st,drdy-int-pin = <1>;
146 interrupt-parent = <&gpio4>; 139 interrupt-parent = <&gpio4>;
147 interrupts = <5 IRQ_TYPE_LEVEL 140 interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
>> 141 interrupt-names = "INT1";
148 }; 142 };
149 }; 143 };
150 144
151 /* off-board header */ 145 /* off-board header */
152 &i2c3 { 146 &i2c3 {
153 clock-frequency = <400000>; 147 clock-frequency = <400000>;
154 pinctrl-names = "default"; 148 pinctrl-names = "default";
155 pinctrl-0 = <&pinctrl_i2c3>; 149 pinctrl-0 = <&pinctrl_i2c3>;
156 status = "okay"; 150 status = "okay";
157 }; 151 };
158 152
159 &pcie_phy { 153 &pcie_phy {
160 fsl,refclk-pad-mode = <IMX8_PCIE_REFCL 154 fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
161 fsl,clkreq-unsupported; 155 fsl,clkreq-unsupported;
162 clocks = <&pcie0_refclk>; 156 clocks = <&pcie0_refclk>;
163 clock-names = "ref"; 157 clock-names = "ref";
164 status = "okay"; 158 status = "okay";
165 }; 159 };
166 160
167 &pcie0 { 161 &pcie0 {
168 pinctrl-names = "default"; 162 pinctrl-names = "default";
169 pinctrl-0 = <&pinctrl_pcie0>; 163 pinctrl-0 = <&pinctrl_pcie0>;
170 reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW 164 reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>;
171 clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, !! 165 clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>,
172 <&clk IMX8MM_CLK_PCIE1_AUX>; !! 166 <&pcie0_refclk>;
>> 167 clock-names = "pcie", "pcie_aux", "pcie_bus";
173 assigned-clocks = <&clk IMX8MM_CLK_PCI 168 assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
174 <&clk IMX8MM_CLK_PCI 169 <&clk IMX8MM_CLK_PCIE1_CTRL>;
175 assigned-clock-rates = <10000000>, <25 170 assigned-clock-rates = <10000000>, <250000000>;
176 assigned-clock-parents = <&clk IMX8MM_ 171 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
177 <&clk IMX8MM_ 172 <&clk IMX8MM_SYS_PLL2_250M>;
178 status = "okay"; 173 status = "okay";
179 174
180 pcie@0,0 { 175 pcie@0,0 {
181 reg = <0x0000 0 0 0 0>; 176 reg = <0x0000 0 0 0 0>;
182 device_type = "pci"; !! 177 #address-cells = <1>;
183 #address-cells = <3>; !! 178 #size-cells = <0>;
184 #size-cells = <2>; <<
185 ranges; <<
186 179
187 pcie@0,0 { !! 180 pcie@1,0 {
188 reg = <0x0000 0 0 0 0> 181 reg = <0x0000 0 0 0 0>;
189 device_type = "pci"; !! 182 #address-cells = <1>;
190 #address-cells = <3>; !! 183 #size-cells = <0>;
191 #size-cells = <2>; <<
192 ranges; <<
193 184
194 pcie@4,0 { !! 185 pcie@2,4 {
195 reg = <0x2000 186 reg = <0x2000 0 0 0 0>;
196 device_type = !! 187 #address-cells = <1>;
197 #address-cells !! 188 #size-cells = <0>;
198 #size-cells = <<
199 ranges; <<
200 189
201 eth1: ethernet !! 190 eth1: pcie@6,0 {
202 reg = 191 reg = <0x0000 0 0 0 0>;
203 #addre !! 192 #address-cells = <1>;
204 #size- !! 193 #size-cells = <0>;
205 ranges <<
206 194
207 local- 195 local-mac-address = [00 00 00 00 00 00];
208 }; 196 };
209 }; 197 };
210 }; 198 };
211 }; 199 };
212 }; 200 };
213 201
214 /* off-board header */ 202 /* off-board header */
215 &sai3 { 203 &sai3 {
216 pinctrl-names = "default"; 204 pinctrl-names = "default";
217 pinctrl-0 = <&pinctrl_sai3>; 205 pinctrl-0 = <&pinctrl_sai3>;
218 assigned-clocks = <&clk IMX8MM_CLK_SAI 206 assigned-clocks = <&clk IMX8MM_CLK_SAI3>;
219 assigned-clock-parents = <&clk IMX8MM_ 207 assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
220 assigned-clock-rates = <24576000>; 208 assigned-clock-rates = <24576000>;
221 status = "okay"; 209 status = "okay";
222 }; 210 };
223 211
224 /* GPS */ 212 /* GPS */
225 &uart1 { 213 &uart1 {
226 pinctrl-names = "default"; 214 pinctrl-names = "default";
227 pinctrl-0 = <&pinctrl_uart1>; 215 pinctrl-0 = <&pinctrl_uart1>;
228 status = "okay"; 216 status = "okay";
229 }; 217 };
230 218
231 /* bluetooth HCI */ 219 /* bluetooth HCI */
232 &uart3 { 220 &uart3 {
233 pinctrl-names = "default"; 221 pinctrl-names = "default";
234 pinctrl-0 = <&pinctrl_uart3>, <&pinctr 222 pinctrl-0 = <&pinctrl_uart3>, <&pinctrl_bten>;
235 cts-gpios = <&gpio5 8 GPIO_ACTIVE_LOW> 223 cts-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
236 rts-gpios = <&gpio5 9 GPIO_ACTIVE_LOW> 224 rts-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
237 status = "okay"; 225 status = "okay";
238 226
239 bluetooth { 227 bluetooth {
240 compatible = "brcm,bcm4330-bt" 228 compatible = "brcm,bcm4330-bt";
241 shutdown-gpios = <&gpio1 3 GPI 229 shutdown-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
242 }; 230 };
243 }; 231 };
244 232
245 /* RS232 */ 233 /* RS232 */
246 &uart4 { 234 &uart4 {
247 pinctrl-names = "default"; 235 pinctrl-names = "default";
248 pinctrl-0 = <&pinctrl_uart4>; 236 pinctrl-0 = <&pinctrl_uart4>;
249 status = "okay"; 237 status = "okay";
250 }; 238 };
251 239
252 &usbotg1 { 240 &usbotg1 {
253 dr_mode = "otg"; 241 dr_mode = "otg";
254 over-current-active-low; 242 over-current-active-low;
255 vbus-supply = <®_usb_otg1_vbus>; 243 vbus-supply = <®_usb_otg1_vbus>;
256 status = "okay"; 244 status = "okay";
257 }; 245 };
258 246
259 &usbotg2 { 247 &usbotg2 {
260 dr_mode = "host"; 248 dr_mode = "host";
261 disable-over-current; 249 disable-over-current;
262 vbus-supply = <®_usb_otg2_vbus>; 250 vbus-supply = <®_usb_otg2_vbus>;
263 status = "okay"; 251 status = "okay";
264 }; 252 };
265 253
266 /* SDIO WiFi */ 254 /* SDIO WiFi */
267 &usdhc1 { 255 &usdhc1 {
268 pinctrl-names = "default"; 256 pinctrl-names = "default";
269 pinctrl-0 = <&pinctrl_usdhc1>; 257 pinctrl-0 = <&pinctrl_usdhc1>;
270 bus-width = <4>; 258 bus-width = <4>;
271 non-removable; 259 non-removable;
272 vmmc-supply = <®_wifi_en>; 260 vmmc-supply = <®_wifi_en>;
273 status = "okay"; 261 status = "okay";
274 }; 262 };
275 263
276 /* microSD */ 264 /* microSD */
277 &usdhc2 { 265 &usdhc2 {
278 pinctrl-names = "default", "state_100m 266 pinctrl-names = "default", "state_100mhz", "state_200mhz";
279 pinctrl-0 = <&pinctrl_usdhc2>, <&pinct 267 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
280 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, 268 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
281 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, 269 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
282 cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW> 270 cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
283 bus-width = <4>; 271 bus-width = <4>;
284 vmmc-supply = <®_3p3v>; 272 vmmc-supply = <®_3p3v>;
285 status = "okay"; 273 status = "okay";
286 }; 274 };
287 275
288 &iomuxc { 276 &iomuxc {
289 pinctrl-names = "default"; 277 pinctrl-names = "default";
290 pinctrl-0 = <&pinctrl_hog>; 278 pinctrl-0 = <&pinctrl_hog>;
291 279
292 pinctrl_hog: hoggrp { 280 pinctrl_hog: hoggrp {
293 fsl,pins = < 281 fsl,pins = <
294 MX8MM_IOMUXC_SPDIF_TX_ 282 MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3 0x40000041 /* PLUG_TEST */
295 MX8MM_IOMUXC_GPIO1_IO0 283 MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x40000041 /* PCI_USBSEL */
296 MX8MM_IOMUXC_SAI1_RXD5 284 MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7 0x40000041 /* PCIE_WDIS# */
297 MX8MM_IOMUXC_GPIO1_IO0 285 MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x40000041 /* DIO0 */
298 MX8MM_IOMUXC_GPIO1_IO0 286 MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x40000041 /* DIO1 */
299 MX8MM_IOMUXC_GPIO1_IO0 287 MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x40000104 /* RS485_TERM */
300 MX8MM_IOMUXC_SAI1_RXFS 288 MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0 0x40000104 /* RS485 */
301 MX8MM_IOMUXC_SAI1_RXD0 289 MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2 0x40000104 /* RS485_HALF */
302 >; 290 >;
303 }; 291 };
304 292
305 pinctrl_accel: accelgrp { 293 pinctrl_accel: accelgrp {
306 fsl,pins = < 294 fsl,pins = <
307 MX8MM_IOMUXC_SAI1_RXD3 295 MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5 0x159
308 >; 296 >;
309 }; 297 };
310 298
311 pinctrl_bten: btengrp { 299 pinctrl_bten: btengrp {
312 fsl,pins = < 300 fsl,pins = <
313 MX8MM_IOMUXC_GPIO1_IO0 301 MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
314 >; 302 >;
315 }; 303 };
316 304
317 pinctrl_gpio_leds: gpioledgrp { 305 pinctrl_gpio_leds: gpioledgrp {
318 fsl,pins = < 306 fsl,pins = <
319 MX8MM_IOMUXC_SPDIF_EXT 307 MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5 0x19
320 MX8MM_IOMUXC_SPDIF_RX_ 308 MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4 0x19
321 >; 309 >;
322 }; 310 };
323 311
324 pinctrl_i2c3: i2c3grp { 312 pinctrl_i2c3: i2c3grp {
325 fsl,pins = < 313 fsl,pins = <
326 MX8MM_IOMUXC_I2C3_SCL_ 314 MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3
327 MX8MM_IOMUXC_I2C3_SDA_ 315 MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3
328 >; 316 >;
329 }; 317 };
330 318
331 pinctrl_pcie0: pcie0grp { 319 pinctrl_pcie0: pcie0grp {
332 fsl,pins = < 320 fsl,pins = <
333 MX8MM_IOMUXC_SAI1_RXD4 321 MX8MM_IOMUXC_SAI1_RXD4_GPIO4_IO6 0x41
334 >; 322 >;
335 }; 323 };
336 324
337 pinctrl_pps: ppsgrp { 325 pinctrl_pps: ppsgrp {
338 fsl,pins = < 326 fsl,pins = <
339 MX8MM_IOMUXC_GPIO1_IO1 327 MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x41
340 >; 328 >;
341 }; 329 };
342 330
343 pinctrl_reg_wl: regwlgrp { 331 pinctrl_reg_wl: regwlgrp {
344 fsl,pins = < 332 fsl,pins = <
345 MX8MM_IOMUXC_GPIO1_IO0 333 MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x41
346 >; 334 >;
347 }; 335 };
348 336
349 pinctrl_reg_usb1_en: regusb1grp { 337 pinctrl_reg_usb1_en: regusb1grp {
350 fsl,pins = < 338 fsl,pins = <
351 MX8MM_IOMUXC_GPIO1_IO1 339 MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x41
352 MX8MM_IOMUXC_GPIO1_IO1 340 MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC 0x41
353 >; 341 >;
354 }; 342 };
355 343
356 pinctrl_reg_usb2_en: regusb2grp { 344 pinctrl_reg_usb2_en: regusb2grp {
357 fsl,pins = < 345 fsl,pins = <
358 MX8MM_IOMUXC_GPIO1_IO0 346 MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x41
359 >; 347 >;
360 }; 348 };
361 349
362 pinctrl_sai3: sai3grp { 350 pinctrl_sai3: sai3grp {
363 fsl,pins = < 351 fsl,pins = <
364 MX8MM_IOMUXC_SAI3_TXFS 352 MX8MM_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC 0xd6
365 MX8MM_IOMUXC_SAI3_TXC_ 353 MX8MM_IOMUXC_SAI3_TXC_SAI3_TX_BCLK 0xd6
366 MX8MM_IOMUXC_SAI3_MCLK 354 MX8MM_IOMUXC_SAI3_MCLK_SAI3_MCLK 0xd6
367 MX8MM_IOMUXC_SAI3_TXD_ 355 MX8MM_IOMUXC_SAI3_TXD_SAI3_TX_DATA0 0xd6
368 MX8MM_IOMUXC_SAI3_RXD_ 356 MX8MM_IOMUXC_SAI3_RXD_SAI3_RX_DATA0 0xd6
369 >; 357 >;
370 }; 358 };
371 359
372 pinctrl_spi2: spi2grp { 360 pinctrl_spi2: spi2grp {
373 fsl,pins = < 361 fsl,pins = <
374 MX8MM_IOMUXC_ECSPI2_SC 362 MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0xd6
375 MX8MM_IOMUXC_ECSPI2_MO 363 MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0xd6
376 MX8MM_IOMUXC_ECSPI2_MI 364 MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0xd6
377 MX8MM_IOMUXC_ECSPI2_SS 365 MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0xd6
378 MX8MM_IOMUXC_GPIO1_IO1 <<
379 >; 366 >;
380 }; 367 };
381 368
382 pinctrl_uart1: uart1grp { 369 pinctrl_uart1: uart1grp {
383 fsl,pins = < 370 fsl,pins = <
384 MX8MM_IOMUXC_UART1_RXD 371 MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140
385 MX8MM_IOMUXC_UART1_TXD 372 MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140
386 >; 373 >;
387 }; 374 };
388 375
389 pinctrl_uart3: uart3grp { 376 pinctrl_uart3: uart3grp {
390 fsl,pins = < 377 fsl,pins = <
391 MX8MM_IOMUXC_UART3_RXD 378 MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x140
392 MX8MM_IOMUXC_UART3_TXD 379 MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x140
393 MX8MM_IOMUXC_ECSPI1_MI 380 MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8 0x140
394 MX8MM_IOMUXC_ECSPI1_SS 381 MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x140
395 >; 382 >;
396 }; 383 };
397 384
398 pinctrl_uart4: uart4grp { 385 pinctrl_uart4: uart4grp {
399 fsl,pins = < 386 fsl,pins = <
400 MX8MM_IOMUXC_UART4_RXD 387 MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x140
401 MX8MM_IOMUXC_UART4_TXD 388 MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x140
402 >; 389 >;
403 }; 390 };
404 391
405 pinctrl_usdhc1: usdhc1grp { 392 pinctrl_usdhc1: usdhc1grp {
406 fsl,pins = < 393 fsl,pins = <
407 MX8MM_IOMUXC_SD1_CLK_U 394 MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190
408 MX8MM_IOMUXC_SD1_CMD_U 395 MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0
409 MX8MM_IOMUXC_SD1_DATA0 396 MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0
410 MX8MM_IOMUXC_SD1_DATA1 397 MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0
411 MX8MM_IOMUXC_SD1_DATA2 398 MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0
412 MX8MM_IOMUXC_SD1_DATA3 399 MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0
413 >; 400 >;
414 }; 401 };
415 402
416 pinctrl_usdhc2: usdhc2grp { 403 pinctrl_usdhc2: usdhc2grp {
417 fsl,pins = < 404 fsl,pins = <
418 MX8MM_IOMUXC_SD2_CLK_U 405 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190
419 MX8MM_IOMUXC_SD2_CMD_U 406 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0
420 MX8MM_IOMUXC_SD2_DATA0 407 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0
421 MX8MM_IOMUXC_SD2_DATA1 408 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0
422 MX8MM_IOMUXC_SD2_DATA2 409 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0
423 MX8MM_IOMUXC_SD2_DATA3 410 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0
424 >; 411 >;
425 }; 412 };
426 413
427 pinctrl_usdhc2_100mhz: usdhc2-100mhzgr 414 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
428 fsl,pins = < 415 fsl,pins = <
429 MX8MM_IOMUXC_SD2_CLK_U 416 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
430 MX8MM_IOMUXC_SD2_CMD_U 417 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
431 MX8MM_IOMUXC_SD2_DATA0 418 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
432 MX8MM_IOMUXC_SD2_DATA1 419 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
433 MX8MM_IOMUXC_SD2_DATA2 420 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
434 MX8MM_IOMUXC_SD2_DATA3 421 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
435 >; 422 >;
436 }; 423 };
437 424
438 pinctrl_usdhc2_200mhz: usdhc2-200mhzgr 425 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
439 fsl,pins = < 426 fsl,pins = <
440 MX8MM_IOMUXC_SD2_CLK_U 427 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
441 MX8MM_IOMUXC_SD2_CMD_U 428 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
442 MX8MM_IOMUXC_SD2_DATA0 429 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
443 MX8MM_IOMUXC_SD2_DATA1 430 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
444 MX8MM_IOMUXC_SD2_DATA2 431 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
445 MX8MM_IOMUXC_SD2_DATA3 432 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
446 >; 433 >;
447 }; 434 };
448 435
449 pinctrl_usdhc2_gpio: usdhc2gpiogrp { 436 pinctrl_usdhc2_gpio: usdhc2gpiogrp {
450 fsl,pins = < 437 fsl,pins = <
451 MX8MM_IOMUXC_SD2_CD_B_ 438 MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12 0x1c4
452 MX8MM_IOMUXC_SD2_RESET 439 MX8MM_IOMUXC_SD2_RESET_B_USDHC2_RESET_B 0x1d0
453 MX8MM_IOMUXC_GPIO1_IO0 440 MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
454 >; 441 >;
455 }; 442 };
456 }; 443 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.