1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright 2019 NXP 3 * Copyright 2019 NXP
4 */ 4 */
5 5
6 #include <dt-bindings/clock/imx8mm-clock.h> 6 #include <dt-bindings/clock/imx8mm-clock.h>
7 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/interrupt-controller/arm 9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/imx8mm-power.h> 10 #include <dt-bindings/power/imx8mm-power.h>
11 #include <dt-bindings/reset/imx8mq-reset.h> 11 #include <dt-bindings/reset/imx8mq-reset.h>
12 #include <dt-bindings/thermal/thermal.h> 12 #include <dt-bindings/thermal/thermal.h>
13 13
14 #include "imx8mm-pinfunc.h" 14 #include "imx8mm-pinfunc.h"
15 15
16 / { 16 / {
17 interrupt-parent = <&gic>; 17 interrupt-parent = <&gic>;
18 #address-cells = <2>; 18 #address-cells = <2>;
19 #size-cells = <2>; 19 #size-cells = <2>;
20 20
21 aliases { 21 aliases {
22 ethernet0 = &fec1; 22 ethernet0 = &fec1;
23 gpio0 = &gpio1; 23 gpio0 = &gpio1;
24 gpio1 = &gpio2; 24 gpio1 = &gpio2;
25 gpio2 = &gpio3; 25 gpio2 = &gpio3;
26 gpio3 = &gpio4; 26 gpio3 = &gpio4;
27 gpio4 = &gpio5; 27 gpio4 = &gpio5;
28 i2c0 = &i2c1; 28 i2c0 = &i2c1;
29 i2c1 = &i2c2; 29 i2c1 = &i2c2;
30 i2c2 = &i2c3; 30 i2c2 = &i2c3;
31 i2c3 = &i2c4; 31 i2c3 = &i2c4;
32 mmc0 = &usdhc1; 32 mmc0 = &usdhc1;
33 mmc1 = &usdhc2; 33 mmc1 = &usdhc2;
34 mmc2 = &usdhc3; 34 mmc2 = &usdhc3;
35 serial0 = &uart1; 35 serial0 = &uart1;
36 serial1 = &uart2; 36 serial1 = &uart2;
37 serial2 = &uart3; 37 serial2 = &uart3;
38 serial3 = &uart4; 38 serial3 = &uart4;
39 spi0 = &ecspi1; 39 spi0 = &ecspi1;
40 spi1 = &ecspi2; 40 spi1 = &ecspi2;
41 spi2 = &ecspi3; 41 spi2 = &ecspi3;
42 }; 42 };
43 43
44 cpus { 44 cpus {
45 #address-cells = <1>; 45 #address-cells = <1>;
46 #size-cells = <0>; 46 #size-cells = <0>;
47 47
48 idle-states { 48 idle-states {
49 entry-method = "psci"; 49 entry-method = "psci";
50 50
51 cpu_pd_wait: cpu-pd-wa 51 cpu_pd_wait: cpu-pd-wait {
52 compatible = " 52 compatible = "arm,idle-state";
53 arm,psci-suspe 53 arm,psci-suspend-param = <0x0010033>;
54 local-timer-st 54 local-timer-stop;
55 entry-latency- 55 entry-latency-us = <1000>;
56 exit-latency-u 56 exit-latency-us = <700>;
57 min-residency- 57 min-residency-us = <2700>;
58 }; 58 };
59 }; 59 };
60 60
61 A53_0: cpu@0 { 61 A53_0: cpu@0 {
62 device_type = "cpu"; 62 device_type = "cpu";
63 compatible = "arm,cort 63 compatible = "arm,cortex-a53";
64 reg = <0x0>; 64 reg = <0x0>;
65 clock-latency = <61036 65 clock-latency = <61036>; /* two CLK32 periods */
66 clocks = <&clk IMX8MM_ 66 clocks = <&clk IMX8MM_CLK_ARM>;
67 enable-method = "psci" 67 enable-method = "psci";
68 i-cache-size = <0x8000 68 i-cache-size = <0x8000>;
69 i-cache-line-size = <6 69 i-cache-line-size = <64>;
70 i-cache-sets = <256>; 70 i-cache-sets = <256>;
71 d-cache-size = <0x8000 71 d-cache-size = <0x8000>;
72 d-cache-line-size = <6 72 d-cache-line-size = <64>;
73 d-cache-sets = <128>; 73 d-cache-sets = <128>;
74 next-level-cache = <&A 74 next-level-cache = <&A53_L2>;
75 operating-points-v2 = 75 operating-points-v2 = <&a53_opp_table>;
76 nvmem-cells = <&cpu_sp 76 nvmem-cells = <&cpu_speed_grade>;
77 nvmem-cell-names = "sp 77 nvmem-cell-names = "speed_grade";
78 cpu-idle-states = <&cp 78 cpu-idle-states = <&cpu_pd_wait>;
79 #cooling-cells = <2>; 79 #cooling-cells = <2>;
80 }; 80 };
81 81
82 A53_1: cpu@1 { 82 A53_1: cpu@1 {
83 device_type = "cpu"; 83 device_type = "cpu";
84 compatible = "arm,cort 84 compatible = "arm,cortex-a53";
85 reg = <0x1>; 85 reg = <0x1>;
86 clock-latency = <61036 86 clock-latency = <61036>; /* two CLK32 periods */
87 clocks = <&clk IMX8MM_ 87 clocks = <&clk IMX8MM_CLK_ARM>;
88 enable-method = "psci" 88 enable-method = "psci";
89 i-cache-size = <0x8000 89 i-cache-size = <0x8000>;
90 i-cache-line-size = <6 90 i-cache-line-size = <64>;
91 i-cache-sets = <256>; 91 i-cache-sets = <256>;
92 d-cache-size = <0x8000 92 d-cache-size = <0x8000>;
93 d-cache-line-size = <6 93 d-cache-line-size = <64>;
94 d-cache-sets = <128>; 94 d-cache-sets = <128>;
95 next-level-cache = <&A 95 next-level-cache = <&A53_L2>;
96 operating-points-v2 = 96 operating-points-v2 = <&a53_opp_table>;
97 cpu-idle-states = <&cp 97 cpu-idle-states = <&cpu_pd_wait>;
98 #cooling-cells = <2>; 98 #cooling-cells = <2>;
99 }; 99 };
100 100
101 A53_2: cpu@2 { 101 A53_2: cpu@2 {
102 device_type = "cpu"; 102 device_type = "cpu";
103 compatible = "arm,cort 103 compatible = "arm,cortex-a53";
104 reg = <0x2>; 104 reg = <0x2>;
105 clock-latency = <61036 105 clock-latency = <61036>; /* two CLK32 periods */
106 clocks = <&clk IMX8MM_ 106 clocks = <&clk IMX8MM_CLK_ARM>;
107 enable-method = "psci" 107 enable-method = "psci";
108 i-cache-size = <0x8000 108 i-cache-size = <0x8000>;
109 i-cache-line-size = <6 109 i-cache-line-size = <64>;
110 i-cache-sets = <256>; 110 i-cache-sets = <256>;
111 d-cache-size = <0x8000 111 d-cache-size = <0x8000>;
112 d-cache-line-size = <6 112 d-cache-line-size = <64>;
113 d-cache-sets = <128>; 113 d-cache-sets = <128>;
114 next-level-cache = <&A 114 next-level-cache = <&A53_L2>;
115 operating-points-v2 = 115 operating-points-v2 = <&a53_opp_table>;
116 cpu-idle-states = <&cp 116 cpu-idle-states = <&cpu_pd_wait>;
117 #cooling-cells = <2>; 117 #cooling-cells = <2>;
118 }; 118 };
119 119
120 A53_3: cpu@3 { 120 A53_3: cpu@3 {
121 device_type = "cpu"; 121 device_type = "cpu";
122 compatible = "arm,cort 122 compatible = "arm,cortex-a53";
123 reg = <0x3>; 123 reg = <0x3>;
124 clock-latency = <61036 124 clock-latency = <61036>; /* two CLK32 periods */
125 clocks = <&clk IMX8MM_ 125 clocks = <&clk IMX8MM_CLK_ARM>;
126 enable-method = "psci" 126 enable-method = "psci";
127 i-cache-size = <0x8000 127 i-cache-size = <0x8000>;
128 i-cache-line-size = <6 128 i-cache-line-size = <64>;
129 i-cache-sets = <256>; 129 i-cache-sets = <256>;
130 d-cache-size = <0x8000 130 d-cache-size = <0x8000>;
131 d-cache-line-size = <6 131 d-cache-line-size = <64>;
132 d-cache-sets = <128>; 132 d-cache-sets = <128>;
133 next-level-cache = <&A 133 next-level-cache = <&A53_L2>;
134 operating-points-v2 = 134 operating-points-v2 = <&a53_opp_table>;
135 cpu-idle-states = <&cp 135 cpu-idle-states = <&cpu_pd_wait>;
136 #cooling-cells = <2>; 136 #cooling-cells = <2>;
137 }; 137 };
138 138
139 A53_L2: l2-cache0 { 139 A53_L2: l2-cache0 {
140 compatible = "cache"; 140 compatible = "cache";
141 cache-level = <2>; 141 cache-level = <2>;
142 cache-unified; 142 cache-unified;
143 cache-size = <0x80000> 143 cache-size = <0x80000>;
144 cache-line-size = <64> 144 cache-line-size = <64>;
145 cache-sets = <512>; 145 cache-sets = <512>;
146 }; 146 };
147 }; 147 };
148 148
149 a53_opp_table: opp-table { 149 a53_opp_table: opp-table {
150 compatible = "operating-points 150 compatible = "operating-points-v2";
151 opp-shared; 151 opp-shared;
152 152
153 opp-1200000000 { 153 opp-1200000000 {
154 opp-hz = /bits/ 64 <12 154 opp-hz = /bits/ 64 <1200000000>;
155 opp-microvolt = <85000 155 opp-microvolt = <850000>;
156 opp-supported-hw = <0x 156 opp-supported-hw = <0xe>, <0x7>;
157 clock-latency-ns = <15 157 clock-latency-ns = <150000>;
158 opp-suspend; 158 opp-suspend;
159 }; 159 };
160 160
161 opp-1600000000 { 161 opp-1600000000 {
162 opp-hz = /bits/ 64 <16 162 opp-hz = /bits/ 64 <1600000000>;
163 opp-microvolt = <95000 163 opp-microvolt = <950000>;
164 opp-supported-hw = <0x 164 opp-supported-hw = <0xc>, <0x7>;
165 clock-latency-ns = <15 165 clock-latency-ns = <150000>;
166 opp-suspend; 166 opp-suspend;
167 }; 167 };
168 168
169 opp-1800000000 { 169 opp-1800000000 {
170 opp-hz = /bits/ 64 <18 170 opp-hz = /bits/ 64 <1800000000>;
171 opp-microvolt = <10000 171 opp-microvolt = <1000000>;
172 opp-supported-hw = <0x 172 opp-supported-hw = <0x8>, <0x3>;
173 clock-latency-ns = <15 173 clock-latency-ns = <150000>;
174 opp-suspend; 174 opp-suspend;
175 }; 175 };
176 }; 176 };
177 177
178 osc_32k: clock-osc-32k { 178 osc_32k: clock-osc-32k {
179 compatible = "fixed-clock"; 179 compatible = "fixed-clock";
180 #clock-cells = <0>; 180 #clock-cells = <0>;
181 clock-frequency = <32768>; 181 clock-frequency = <32768>;
182 clock-output-names = "osc_32k" 182 clock-output-names = "osc_32k";
183 }; 183 };
184 184
185 osc_24m: clock-osc-24m { 185 osc_24m: clock-osc-24m {
186 compatible = "fixed-clock"; 186 compatible = "fixed-clock";
187 #clock-cells = <0>; 187 #clock-cells = <0>;
188 clock-frequency = <24000000>; 188 clock-frequency = <24000000>;
189 clock-output-names = "osc_24m" 189 clock-output-names = "osc_24m";
190 }; 190 };
191 191
192 clk_ext1: clock-ext1 { 192 clk_ext1: clock-ext1 {
193 compatible = "fixed-clock"; 193 compatible = "fixed-clock";
194 #clock-cells = <0>; 194 #clock-cells = <0>;
195 clock-frequency = <133000000>; 195 clock-frequency = <133000000>;
196 clock-output-names = "clk_ext1 196 clock-output-names = "clk_ext1";
197 }; 197 };
198 198
199 clk_ext2: clock-ext2 { 199 clk_ext2: clock-ext2 {
200 compatible = "fixed-clock"; 200 compatible = "fixed-clock";
201 #clock-cells = <0>; 201 #clock-cells = <0>;
202 clock-frequency = <133000000>; 202 clock-frequency = <133000000>;
203 clock-output-names = "clk_ext2 203 clock-output-names = "clk_ext2";
204 }; 204 };
205 205
206 clk_ext3: clock-ext3 { 206 clk_ext3: clock-ext3 {
207 compatible = "fixed-clock"; 207 compatible = "fixed-clock";
208 #clock-cells = <0>; 208 #clock-cells = <0>;
209 clock-frequency = <133000000>; 209 clock-frequency = <133000000>;
210 clock-output-names = "clk_ext3 210 clock-output-names = "clk_ext3";
211 }; 211 };
212 212
213 clk_ext4: clock-ext4 { 213 clk_ext4: clock-ext4 {
214 compatible = "fixed-clock"; 214 compatible = "fixed-clock";
215 #clock-cells = <0>; 215 #clock-cells = <0>;
216 clock-frequency = <133000000>; 216 clock-frequency = <133000000>;
217 clock-output-names = "clk_ext4 217 clock-output-names = "clk_ext4";
218 }; 218 };
219 219
220 psci { 220 psci {
221 compatible = "arm,psci-1.0"; 221 compatible = "arm,psci-1.0";
222 method = "smc"; 222 method = "smc";
223 }; 223 };
224 224
225 pmu { 225 pmu {
226 compatible = "arm,cortex-a53-p 226 compatible = "arm,cortex-a53-pmu";
227 interrupts = <GIC_PPI 7 227 interrupts = <GIC_PPI 7
228 (GIC_CPU_MASK_SIM 228 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
229 }; 229 };
230 230
231 timer { 231 timer {
232 compatible = "arm,armv8-timer" 232 compatible = "arm,armv8-timer";
233 interrupts = <GIC_PPI 13 (GIC_ 233 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Secure */
234 <GIC_PPI 14 (GIC_ 234 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Non-Secure */
235 <GIC_PPI 11 (GIC_ 235 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Virtual */
236 <GIC_PPI 10 (GIC_ 236 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; /* Hypervisor */
237 clock-frequency = <8000000>; 237 clock-frequency = <8000000>;
238 arm,no-tick-in-suspend; 238 arm,no-tick-in-suspend;
239 }; 239 };
240 240
241 thermal-zones { 241 thermal-zones {
242 cpu-thermal { 242 cpu-thermal {
243 polling-delay-passive 243 polling-delay-passive = <250>;
244 polling-delay = <2000> 244 polling-delay = <2000>;
245 thermal-sensors = <&tm 245 thermal-sensors = <&tmu>;
246 trips { 246 trips {
247 cpu_alert0: tr 247 cpu_alert0: trip0 {
248 temper 248 temperature = <85000>;
249 hyster 249 hysteresis = <2000>;
250 type = 250 type = "passive";
251 }; 251 };
252 252
253 cpu_crit0: tri 253 cpu_crit0: trip1 {
254 temper 254 temperature = <95000>;
255 hyster 255 hysteresis = <2000>;
256 type = 256 type = "critical";
257 }; 257 };
258 }; 258 };
259 259
260 cooling-maps { 260 cooling-maps {
261 map0 { 261 map0 {
262 trip = 262 trip = <&cpu_alert0>;
263 coolin 263 cooling-device =
264 264 <&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
265 265 <&A53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
266 266 <&A53_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
267 267 <&A53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
268 }; 268 };
269 }; 269 };
270 }; 270 };
271 }; 271 };
272 272
273 usbphynop1: usbphynop1 { 273 usbphynop1: usbphynop1 {
274 #phy-cells = <0>; 274 #phy-cells = <0>;
275 compatible = "usb-nop-xceiv"; 275 compatible = "usb-nop-xceiv";
276 clocks = <&clk IMX8MM_CLK_USB_ 276 clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
277 assigned-clocks = <&clk IMX8MM 277 assigned-clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
278 assigned-clock-parents = <&clk 278 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_100M>;
279 clock-names = "main_clk"; 279 clock-names = "main_clk";
280 power-domains = <&pgc_otg1>; 280 power-domains = <&pgc_otg1>;
281 }; 281 };
282 282
283 usbphynop2: usbphynop2 { 283 usbphynop2: usbphynop2 {
284 #phy-cells = <0>; 284 #phy-cells = <0>;
285 compatible = "usb-nop-xceiv"; 285 compatible = "usb-nop-xceiv";
286 clocks = <&clk IMX8MM_CLK_USB_ 286 clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
287 assigned-clocks = <&clk IMX8MM 287 assigned-clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
288 assigned-clock-parents = <&clk 288 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_100M>;
289 clock-names = "main_clk"; 289 clock-names = "main_clk";
290 power-domains = <&pgc_otg2>; 290 power-domains = <&pgc_otg2>;
291 }; 291 };
292 292
293 soc: soc@0 { 293 soc: soc@0 {
294 compatible = "fsl,imx8mm-soc", 294 compatible = "fsl,imx8mm-soc", "simple-bus";
295 #address-cells = <1>; 295 #address-cells = <1>;
296 #size-cells = <1>; 296 #size-cells = <1>;
297 ranges = <0x0 0x0 0x0 0x3e0000 297 ranges = <0x0 0x0 0x0 0x3e000000>;
298 dma-ranges = <0x40000000 0x0 0 298 dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
299 nvmem-cells = <&imx8mm_uid>; 299 nvmem-cells = <&imx8mm_uid>;
300 nvmem-cell-names = "soc_unique 300 nvmem-cell-names = "soc_unique_id";
301 301
302 aips1: bus@30000000 { 302 aips1: bus@30000000 {
303 compatible = "fsl,aips 303 compatible = "fsl,aips-bus", "simple-bus";
304 reg = <0x30000000 0x40 304 reg = <0x30000000 0x400000>;
305 #address-cells = <1>; 305 #address-cells = <1>;
306 #size-cells = <1>; 306 #size-cells = <1>;
307 ranges = <0x30000000 0 307 ranges = <0x30000000 0x30000000 0x400000>;
308 308
309 spba2: spba-bus@300000 309 spba2: spba-bus@30000000 {
310 compatible = " 310 compatible = "fsl,spba-bus", "simple-bus";
311 #address-cells 311 #address-cells = <1>;
312 #size-cells = 312 #size-cells = <1>;
313 reg = <0x30000 313 reg = <0x30000000 0x100000>;
314 ranges; 314 ranges;
315 315
316 sai1: sai@3001 316 sai1: sai@30010000 {
317 #sound 317 #sound-dai-cells = <0>;
318 compat 318 compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
319 reg = 319 reg = <0x30010000 0x10000>;
320 interr 320 interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
321 clocks 321 clocks = <&clk IMX8MM_CLK_SAI1_IPG>,
322 322 <&clk IMX8MM_CLK_SAI1_ROOT>,
323 323 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_CLK_DUMMY>;
324 clock- 324 clock-names = "bus", "mclk1", "mclk2", "mclk3";
325 dmas = 325 dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
326 dma-na 326 dma-names = "rx", "tx";
327 status 327 status = "disabled";
328 }; 328 };
329 329
330 sai2: sai@3002 330 sai2: sai@30020000 {
331 #sound 331 #sound-dai-cells = <0>;
332 compat 332 compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
333 reg = 333 reg = <0x30020000 0x10000>;
334 interr 334 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
335 clocks 335 clocks = <&clk IMX8MM_CLK_SAI2_IPG>,
336 336 <&clk IMX8MM_CLK_SAI2_ROOT>,
337 337 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_CLK_DUMMY>;
338 clock- 338 clock-names = "bus", "mclk1", "mclk2", "mclk3";
339 dmas = 339 dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
340 dma-na 340 dma-names = "rx", "tx";
341 status 341 status = "disabled";
342 }; 342 };
343 343
344 sai3: sai@3003 344 sai3: sai@30030000 {
345 #sound 345 #sound-dai-cells = <0>;
346 compat 346 compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
347 reg = 347 reg = <0x30030000 0x10000>;
348 interr 348 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
349 clocks 349 clocks = <&clk IMX8MM_CLK_SAI3_IPG>,
350 350 <&clk IMX8MM_CLK_SAI3_ROOT>,
351 351 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_CLK_DUMMY>;
352 clock- 352 clock-names = "bus", "mclk1", "mclk2", "mclk3";
353 dmas = 353 dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
354 dma-na 354 dma-names = "rx", "tx";
355 status 355 status = "disabled";
356 }; 356 };
357 357
358 sai5: sai@3005 358 sai5: sai@30050000 {
359 #sound 359 #sound-dai-cells = <0>;
360 compat 360 compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
361 reg = 361 reg = <0x30050000 0x10000>;
362 interr 362 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
363 clocks 363 clocks = <&clk IMX8MM_CLK_SAI5_IPG>,
364 364 <&clk IMX8MM_CLK_SAI5_ROOT>,
365 365 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_CLK_DUMMY>;
366 clock- 366 clock-names = "bus", "mclk1", "mclk2", "mclk3";
367 dmas = 367 dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
368 dma-na 368 dma-names = "rx", "tx";
369 status 369 status = "disabled";
370 }; 370 };
371 371
372 sai6: sai@3006 372 sai6: sai@30060000 {
373 #sound 373 #sound-dai-cells = <0>;
374 compat 374 compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
375 reg = 375 reg = <0x30060000 0x10000>;
376 interr 376 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
377 clocks 377 clocks = <&clk IMX8MM_CLK_SAI6_IPG>,
378 378 <&clk IMX8MM_CLK_SAI6_ROOT>,
379 379 <&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_CLK_DUMMY>;
380 clock- 380 clock-names = "bus", "mclk1", "mclk2", "mclk3";
381 dmas = 381 dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
382 dma-na 382 dma-names = "rx", "tx";
383 status 383 status = "disabled";
384 }; 384 };
385 385
386 micfil: audio- 386 micfil: audio-controller@30080000 {
387 compat 387 compatible = "fsl,imx8mm-micfil";
388 reg = 388 reg = <0x30080000 0x10000>;
389 interr 389 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
390 390 <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
391 391 <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
392 392 <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
393 clocks 393 clocks = <&clk IMX8MM_CLK_PDM_IPG>,
394 394 <&clk IMX8MM_CLK_PDM_ROOT>,
395 395 <&clk IMX8MM_AUDIO_PLL1_OUT>,
396 396 <&clk IMX8MM_AUDIO_PLL2_OUT>,
397 397 <&clk IMX8MM_CLK_EXT3>;
398 clock- 398 clock-names = "ipg_clk", "ipg_clk_app",
399 399 "pll8k", "pll11k", "clkext3";
400 dmas = 400 dmas = <&sdma2 24 25 0x80000000>;
401 dma-na 401 dma-names = "rx";
402 #sound <<
403 status 402 status = "disabled";
404 }; 403 };
405 404
406 spdif1: spdif@ 405 spdif1: spdif@30090000 {
407 compat 406 compatible = "fsl,imx35-spdif";
408 reg = 407 reg = <0x30090000 0x10000>;
409 interr 408 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
410 clocks 409 clocks = <&clk IMX8MM_CLK_AUDIO_AHB>, /* core */
411 410 <&clk IMX8MM_CLK_24M>, /* rxtx0 */
412 411 <&clk IMX8MM_CLK_SPDIF1>, /* rxtx1 */
413 412 <&clk IMX8MM_CLK_DUMMY>, /* rxtx2 */
414 413 <&clk IMX8MM_CLK_DUMMY>, /* rxtx3 */
415 414 <&clk IMX8MM_CLK_DUMMY>, /* rxtx4 */
416 415 <&clk IMX8MM_CLK_AUDIO_AHB>, /* rxtx5 */
417 416 <&clk IMX8MM_CLK_DUMMY>, /* rxtx6 */
418 417 <&clk IMX8MM_CLK_DUMMY>, /* rxtx7 */
419 418 <&clk IMX8MM_CLK_DUMMY>; /* spba */
420 clock- 419 clock-names = "core", "rxtx0",
421 420 "rxtx1", "rxtx2",
422 421 "rxtx3", "rxtx4",
423 422 "rxtx5", "rxtx6",
424 423 "rxtx7", "spba";
425 dmas = 424 dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
426 dma-na 425 dma-names = "rx", "tx";
427 status 426 status = "disabled";
428 }; 427 };
429 }; 428 };
430 429
431 gpio1: gpio@30200000 { 430 gpio1: gpio@30200000 {
432 compatible = " 431 compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
433 reg = <0x30200 432 reg = <0x30200000 0x10000>;
434 interrupts = < 433 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
435 < 434 <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
436 clocks = <&clk 435 clocks = <&clk IMX8MM_CLK_GPIO1_ROOT>;
437 gpio-controlle 436 gpio-controller;
438 #gpio-cells = 437 #gpio-cells = <2>;
439 interrupt-cont 438 interrupt-controller;
440 #interrupt-cel 439 #interrupt-cells = <2>;
441 gpio-ranges = 440 gpio-ranges = <&iomuxc 0 10 30>;
442 }; 441 };
443 442
444 gpio2: gpio@30210000 { 443 gpio2: gpio@30210000 {
445 compatible = " 444 compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
446 reg = <0x30210 445 reg = <0x30210000 0x10000>;
447 interrupts = < 446 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
448 < 447 <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
449 clocks = <&clk 448 clocks = <&clk IMX8MM_CLK_GPIO2_ROOT>;
450 gpio-controlle 449 gpio-controller;
451 #gpio-cells = 450 #gpio-cells = <2>;
452 interrupt-cont 451 interrupt-controller;
453 #interrupt-cel 452 #interrupt-cells = <2>;
454 gpio-ranges = 453 gpio-ranges = <&iomuxc 0 40 21>;
455 }; 454 };
456 455
457 gpio3: gpio@30220000 { 456 gpio3: gpio@30220000 {
458 compatible = " 457 compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
459 reg = <0x30220 458 reg = <0x30220000 0x10000>;
460 interrupts = < 459 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
461 < 460 <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
462 clocks = <&clk 461 clocks = <&clk IMX8MM_CLK_GPIO3_ROOT>;
463 gpio-controlle 462 gpio-controller;
464 #gpio-cells = 463 #gpio-cells = <2>;
465 interrupt-cont 464 interrupt-controller;
466 #interrupt-cel 465 #interrupt-cells = <2>;
467 gpio-ranges = 466 gpio-ranges = <&iomuxc 0 61 26>;
468 }; 467 };
469 468
470 gpio4: gpio@30230000 { 469 gpio4: gpio@30230000 {
471 compatible = " 470 compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
472 reg = <0x30230 471 reg = <0x30230000 0x10000>;
473 interrupts = < 472 interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
474 < 473 <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
475 clocks = <&clk 474 clocks = <&clk IMX8MM_CLK_GPIO4_ROOT>;
476 gpio-controlle 475 gpio-controller;
477 #gpio-cells = 476 #gpio-cells = <2>;
478 interrupt-cont 477 interrupt-controller;
479 #interrupt-cel 478 #interrupt-cells = <2>;
480 gpio-ranges = 479 gpio-ranges = <&iomuxc 0 87 32>;
481 }; 480 };
482 481
483 gpio5: gpio@30240000 { 482 gpio5: gpio@30240000 {
484 compatible = " 483 compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
485 reg = <0x30240 484 reg = <0x30240000 0x10000>;
486 interrupts = < 485 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
487 < 486 <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
488 clocks = <&clk 487 clocks = <&clk IMX8MM_CLK_GPIO5_ROOT>;
489 gpio-controlle 488 gpio-controller;
490 #gpio-cells = 489 #gpio-cells = <2>;
491 interrupt-cont 490 interrupt-controller;
492 #interrupt-cel 491 #interrupt-cells = <2>;
493 gpio-ranges = 492 gpio-ranges = <&iomuxc 0 119 30>;
494 }; 493 };
495 494
496 tmu: tmu@30260000 { 495 tmu: tmu@30260000 {
497 compatible = " 496 compatible = "fsl,imx8mm-tmu";
498 reg = <0x30260 497 reg = <0x30260000 0x10000>;
499 clocks = <&clk 498 clocks = <&clk IMX8MM_CLK_TMU_ROOT>;
500 nvmem-cells = 499 nvmem-cells = <&tmu_calib>;
501 nvmem-cell-nam 500 nvmem-cell-names = "calib";
502 #thermal-senso 501 #thermal-sensor-cells = <0>;
503 }; 502 };
504 503
505 wdog1: watchdog@302800 504 wdog1: watchdog@30280000 {
506 compatible = " 505 compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
507 reg = <0x30280 506 reg = <0x30280000 0x10000>;
508 interrupts = < 507 interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
509 clocks = <&clk 508 clocks = <&clk IMX8MM_CLK_WDOG1_ROOT>;
510 status = "disa 509 status = "disabled";
511 }; 510 };
512 511
513 wdog2: watchdog@302900 512 wdog2: watchdog@30290000 {
514 compatible = " 513 compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
515 reg = <0x30290 514 reg = <0x30290000 0x10000>;
516 interrupts = < 515 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
517 clocks = <&clk 516 clocks = <&clk IMX8MM_CLK_WDOG2_ROOT>;
518 status = "disa 517 status = "disabled";
519 }; 518 };
520 519
521 wdog3: watchdog@302a00 520 wdog3: watchdog@302a0000 {
522 compatible = " 521 compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
523 reg = <0x302a0 522 reg = <0x302a0000 0x10000>;
524 interrupts = < 523 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
525 clocks = <&clk 524 clocks = <&clk IMX8MM_CLK_WDOG3_ROOT>;
526 status = "disa 525 status = "disabled";
527 }; 526 };
528 527
529 sdma2: dma-controller@ 528 sdma2: dma-controller@302c0000 {
530 compatible = " 529 compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
531 reg = <0x302c0 530 reg = <0x302c0000 0x10000>;
532 interrupts = < 531 interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
533 clocks = <&clk 532 clocks = <&clk IMX8MM_CLK_SDMA2_ROOT>,
534 <&clk 533 <&clk IMX8MM_CLK_SDMA2_ROOT>;
535 clock-names = 534 clock-names = "ipg", "ahb";
536 #dma-cells = < 535 #dma-cells = <3>;
537 fsl,sdma-ram-s 536 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
538 }; 537 };
539 538
540 sdma3: dma-controller@ 539 sdma3: dma-controller@302b0000 {
541 compatible = " 540 compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
542 reg = <0x302b0 541 reg = <0x302b0000 0x10000>;
543 interrupts = < 542 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
544 clocks = <&clk 543 clocks = <&clk IMX8MM_CLK_SDMA3_ROOT>,
545 <&clk IMX8MM_ 544 <&clk IMX8MM_CLK_SDMA3_ROOT>;
546 clock-names = 545 clock-names = "ipg", "ahb";
547 #dma-cells = < 546 #dma-cells = <3>;
548 fsl,sdma-ram-s 547 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
549 }; 548 };
550 549
551 iomuxc: pinctrl@303300 550 iomuxc: pinctrl@30330000 {
552 compatible = " 551 compatible = "fsl,imx8mm-iomuxc";
553 reg = <0x30330 552 reg = <0x30330000 0x10000>;
554 }; 553 };
555 554
556 gpr: syscon@30340000 { 555 gpr: syscon@30340000 {
557 compatible = " 556 compatible = "fsl,imx8mm-iomuxc-gpr", "syscon";
558 reg = <0x30340 557 reg = <0x30340000 0x10000>;
559 }; 558 };
560 559
561 ocotp: efuse@30350000 560 ocotp: efuse@30350000 {
562 compatible = " 561 compatible = "fsl,imx8mm-ocotp", "syscon";
563 reg = <0x30350 562 reg = <0x30350000 0x10000>;
564 clocks = <&clk 563 clocks = <&clk IMX8MM_CLK_OCOTP_ROOT>;
565 /* For nvmem s 564 /* For nvmem subnodes */
566 #address-cells 565 #address-cells = <1>;
567 #size-cells = 566 #size-cells = <1>;
568 567
569 /* 568 /*
570 * The registe 569 * The register address below maps to the MX8M
571 * Fusemap Des 570 * Fusemap Description Table entries this way.
572 * Assuming 571 * Assuming
573 * reg = <AD 572 * reg = <ADDR SIZE>;
574 * then 573 * then
575 * Fuse Addr 574 * Fuse Address = (ADDR * 4) + 0x400
576 * Note that i 575 * Note that if SIZE is greater than 4, then
577 * each subseq 576 * each subsequent fuse is located at offset
578 * +0x10 in Fu 577 * +0x10 in Fusemap Description Table (e.g.
579 * reg = <0x4 578 * reg = <0x4 0x8> describes fuses 0x410 and
580 * 0x420). 579 * 0x420).
581 */ 580 */
582 imx8mm_uid: un 581 imx8mm_uid: unique-id@4 { /* 0x410-0x420 */
583 reg = 582 reg = <0x4 0x8>;
584 }; 583 };
585 584
586 cpu_speed_grad 585 cpu_speed_grade: speed-grade@10 { /* 0x440 */
587 reg = 586 reg = <0x10 4>;
588 }; 587 };
589 588
590 tmu_calib: cal 589 tmu_calib: calib@3c { /* 0x4f0 */
591 reg = 590 reg = <0x3c 4>;
592 }; 591 };
593 592
594 fec_mac_addres 593 fec_mac_address: mac-address@90 { /* 0x640 */
595 reg = 594 reg = <0x90 6>;
596 }; 595 };
597 }; 596 };
598 597
599 anatop: clock-controll 598 anatop: clock-controller@30360000 {
600 compatible = " 599 compatible = "fsl,imx8mm-anatop";
601 reg = <0x30360 600 reg = <0x30360000 0x10000>;
602 #clock-cells = 601 #clock-cells = <1>;
603 }; 602 };
604 603
605 snvs: snvs@30370000 { 604 snvs: snvs@30370000 {
606 compatible = " 605 compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
607 reg = <0x30370 606 reg = <0x30370000 0x10000>;
608 607
609 snvs_rtc: snvs 608 snvs_rtc: snvs-rtc-lp {
610 compat 609 compatible = "fsl,sec-v4.0-mon-rtc-lp";
611 regmap 610 regmap = <&snvs>;
612 offset 611 offset = <0x34>;
613 interr 612 interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
614 613 <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
615 clocks 614 clocks = <&clk IMX8MM_CLK_SNVS_ROOT>;
616 clock- 615 clock-names = "snvs-rtc";
617 }; 616 };
618 617
619 snvs_pwrkey: s 618 snvs_pwrkey: snvs-powerkey {
620 compat 619 compatible = "fsl,sec-v4.0-pwrkey";
621 regmap 620 regmap = <&snvs>;
622 interr 621 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
623 clocks 622 clocks = <&clk IMX8MM_CLK_SNVS_ROOT>;
624 clock- 623 clock-names = "snvs-pwrkey";
625 linux, 624 linux,keycode = <KEY_POWER>;
626 wakeup 625 wakeup-source;
627 status 626 status = "disabled";
628 }; 627 };
629 628
630 snvs_lpgpr: sn 629 snvs_lpgpr: snvs-lpgpr {
631 compat 630 compatible = "fsl,imx8mm-snvs-lpgpr",
632 631 "fsl,imx7d-snvs-lpgpr";
633 }; 632 };
634 }; 633 };
635 634
636 clk: clock-controller@ 635 clk: clock-controller@30380000 {
637 compatible = " 636 compatible = "fsl,imx8mm-ccm";
638 reg = <0x30380 637 reg = <0x30380000 0x10000>;
639 interrupts = < <<
640 < <<
641 #clock-cells = 638 #clock-cells = <1>;
642 clocks = <&osc 639 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
643 <&clk 640 <&clk_ext3>, <&clk_ext4>;
644 clock-names = 641 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
645 642 "clk_ext3", "clk_ext4";
646 assigned-clock 643 assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>,
647 644 <&clk IMX8MM_CLK_A53_CORE>,
648 645 <&clk IMX8MM_CLK_NOC>,
649 646 <&clk IMX8MM_CLK_AUDIO_AHB>,
650 647 <&clk IMX8MM_CLK_IPG_AUDIO_ROOT>,
651 648 <&clk IMX8MM_SYS_PLL3>,
>> 649 <&clk IMX8MM_VIDEO_PLL1>,
652 650 <&clk IMX8MM_AUDIO_PLL1>;
653 assigned-clock 651 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_800M>,
654 652 <&clk IMX8MM_ARM_PLL_OUT>,
655 653 <&clk IMX8MM_SYS_PLL3_OUT>,
656 654 <&clk IMX8MM_SYS_PLL1_800M>;
657 assigned-clock 655 assigned-clock-rates = <0>, <0>, <0>,
658 656 <400000000>,
659 657 <400000000>,
660 658 <750000000>,
>> 659 <594000000>,
661 660 <393216000>;
662 }; 661 };
663 662
664 src: reset-controller@ 663 src: reset-controller@30390000 {
665 compatible = " 664 compatible = "fsl,imx8mm-src", "fsl,imx8mq-src", "syscon";
666 reg = <0x30390 665 reg = <0x30390000 0x10000>;
667 interrupts = < 666 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
668 #reset-cells = 667 #reset-cells = <1>;
669 }; 668 };
670 669
671 gpc: gpc@303a0000 { 670 gpc: gpc@303a0000 {
672 compatible = " 671 compatible = "fsl,imx8mm-gpc";
673 reg = <0x303a0 672 reg = <0x303a0000 0x10000>;
674 interrupts = < 673 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
675 interrupt-pare 674 interrupt-parent = <&gic>;
676 interrupt-cont 675 interrupt-controller;
677 #interrupt-cel 676 #interrupt-cells = <3>;
678 677
679 pgc { 678 pgc {
680 #addre 679 #address-cells = <1>;
681 #size- 680 #size-cells = <0>;
682 681
683 pgc_hs 682 pgc_hsiomix: power-domain@0 {
684 683 #power-domain-cells = <0>;
685 684 reg = <IMX8MM_POWER_DOMAIN_HSIOMIX>;
686 685 clocks = <&clk IMX8MM_CLK_USB_BUS>;
687 686 assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>;
688 687 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>;
689 }; 688 };
690 689
691 pgc_pc 690 pgc_pcie: power-domain@1 {
692 691 #power-domain-cells = <0>;
693 692 reg = <IMX8MM_POWER_DOMAIN_PCIE>;
694 693 power-domains = <&pgc_hsiomix>;
695 694 clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>;
696 }; 695 };
697 696
698 pgc_ot 697 pgc_otg1: power-domain@2 {
699 698 #power-domain-cells = <0>;
700 699 reg = <IMX8MM_POWER_DOMAIN_OTG1>;
701 }; 700 };
702 701
703 pgc_ot 702 pgc_otg2: power-domain@3 {
704 703 #power-domain-cells = <0>;
705 704 reg = <IMX8MM_POWER_DOMAIN_OTG2>;
706 }; 705 };
707 706
708 pgc_gp 707 pgc_gpumix: power-domain@4 {
709 708 #power-domain-cells = <0>;
710 709 reg = <IMX8MM_POWER_DOMAIN_GPUMIX>;
711 710 clocks = <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
712 711 <&clk IMX8MM_CLK_GPU_AHB>;
713 712 assigned-clocks = <&clk IMX8MM_CLK_GPU_AXI>,
714 713 <&clk IMX8MM_CLK_GPU_AHB>;
715 714 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_800M>,
716 715 <&clk IMX8MM_SYS_PLL1_800M>;
717 716 assigned-clock-rates = <800000000>, <400000000>;
718 }; 717 };
719 718
720 pgc_gp 719 pgc_gpu: power-domain@5 {
721 720 #power-domain-cells = <0>;
722 721 reg = <IMX8MM_POWER_DOMAIN_GPU>;
723 722 clocks = <&clk IMX8MM_CLK_GPU_AHB>,
724 723 <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
725 724 <&clk IMX8MM_CLK_GPU2D_ROOT>,
726 725 <&clk IMX8MM_CLK_GPU3D_ROOT>;
727 726 resets = <&src IMX8MQ_RESET_GPU_RESET>;
728 727 power-domains = <&pgc_gpumix>;
729 }; 728 };
730 729
731 pgc_vp 730 pgc_vpumix: power-domain@6 {
732 731 #power-domain-cells = <0>;
733 732 reg = <IMX8MM_POWER_DOMAIN_VPUMIX>;
734 733 clocks = <&clk IMX8MM_CLK_VPU_DEC_ROOT>;
735 734 assigned-clocks = <&clk IMX8MM_CLK_VPU_BUS>;
736 735 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_800M>;
737 }; 736 };
738 737
739 pgc_vp 738 pgc_vpu_g1: power-domain@7 {
740 739 #power-domain-cells = <0>;
741 740 reg = <IMX8MM_POWER_DOMAIN_VPUG1>;
742 }; 741 };
743 742
744 pgc_vp 743 pgc_vpu_g2: power-domain@8 {
745 744 #power-domain-cells = <0>;
746 745 reg = <IMX8MM_POWER_DOMAIN_VPUG2>;
747 }; 746 };
748 747
749 pgc_vp 748 pgc_vpu_h1: power-domain@9 {
750 749 #power-domain-cells = <0>;
751 750 reg = <IMX8MM_POWER_DOMAIN_VPUH1>;
752 }; 751 };
753 752
754 pgc_di 753 pgc_dispmix: power-domain@10 {
755 754 #power-domain-cells = <0>;
756 755 reg = <IMX8MM_POWER_DOMAIN_DISPMIX>;
757 756 clocks = <&clk IMX8MM_CLK_DISP_APB_ROOT>,
758 757 <&clk IMX8MM_CLK_DISP_AXI_ROOT>;
759 758 assigned-clocks = <&clk IMX8MM_CLK_DISP_AXI>,
760 759 <&clk IMX8MM_CLK_DISP_APB>;
761 760 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_1000M>,
762 761 <&clk IMX8MM_SYS_PLL1_800M>;
763 762 assigned-clock-rates = <500000000>, <200000000>;
764 }; 763 };
765 764
766 pgc_mi 765 pgc_mipi: power-domain@11 {
767 766 #power-domain-cells = <0>;
768 767 reg = <IMX8MM_POWER_DOMAIN_MIPI>;
769 }; 768 };
770 }; 769 };
771 }; 770 };
772 }; 771 };
773 772
774 aips2: bus@30400000 { 773 aips2: bus@30400000 {
775 compatible = "fsl,aips 774 compatible = "fsl,aips-bus", "simple-bus";
776 reg = <0x30400000 0x40 775 reg = <0x30400000 0x400000>;
777 #address-cells = <1>; 776 #address-cells = <1>;
778 #size-cells = <1>; 777 #size-cells = <1>;
779 ranges = <0x30400000 0 778 ranges = <0x30400000 0x30400000 0x400000>;
780 779
781 pwm1: pwm@30660000 { 780 pwm1: pwm@30660000 {
782 compatible = " 781 compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
783 reg = <0x30660 782 reg = <0x30660000 0x10000>;
784 interrupts = < 783 interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
785 clocks = <&clk 784 clocks = <&clk IMX8MM_CLK_PWM1_ROOT>,
786 <&clk 785 <&clk IMX8MM_CLK_PWM1_ROOT>;
787 clock-names = 786 clock-names = "ipg", "per";
788 #pwm-cells = < 787 #pwm-cells = <3>;
789 status = "disa 788 status = "disabled";
790 }; 789 };
791 790
792 pwm2: pwm@30670000 { 791 pwm2: pwm@30670000 {
793 compatible = " 792 compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
794 reg = <0x30670 793 reg = <0x30670000 0x10000>;
795 interrupts = < 794 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
796 clocks = <&clk 795 clocks = <&clk IMX8MM_CLK_PWM2_ROOT>,
797 <&clk 796 <&clk IMX8MM_CLK_PWM2_ROOT>;
798 clock-names = 797 clock-names = "ipg", "per";
799 #pwm-cells = < 798 #pwm-cells = <3>;
800 status = "disa 799 status = "disabled";
801 }; 800 };
802 801
803 pwm3: pwm@30680000 { 802 pwm3: pwm@30680000 {
804 compatible = " 803 compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
805 reg = <0x30680 804 reg = <0x30680000 0x10000>;
806 interrupts = < 805 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
807 clocks = <&clk 806 clocks = <&clk IMX8MM_CLK_PWM3_ROOT>,
808 <&clk 807 <&clk IMX8MM_CLK_PWM3_ROOT>;
809 clock-names = 808 clock-names = "ipg", "per";
810 #pwm-cells = < 809 #pwm-cells = <3>;
811 status = "disa 810 status = "disabled";
812 }; 811 };
813 812
814 pwm4: pwm@30690000 { 813 pwm4: pwm@30690000 {
815 compatible = " 814 compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
816 reg = <0x30690 815 reg = <0x30690000 0x10000>;
817 interrupts = < 816 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
818 clocks = <&clk 817 clocks = <&clk IMX8MM_CLK_PWM4_ROOT>,
819 <&clk 818 <&clk IMX8MM_CLK_PWM4_ROOT>;
820 clock-names = 819 clock-names = "ipg", "per";
821 #pwm-cells = < 820 #pwm-cells = <3>;
822 status = "disa 821 status = "disabled";
823 }; 822 };
824 823
825 system_counter: timer@ 824 system_counter: timer@306a0000 {
826 compatible = " 825 compatible = "nxp,sysctr-timer";
827 reg = <0x306a0 826 reg = <0x306a0000 0x20000>;
828 interrupts = < 827 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
829 clocks = <&osc 828 clocks = <&osc_24m>;
830 clock-names = 829 clock-names = "per";
831 }; 830 };
832 }; 831 };
833 832
834 aips3: bus@30800000 { 833 aips3: bus@30800000 {
835 compatible = "fsl,aips 834 compatible = "fsl,aips-bus", "simple-bus";
836 reg = <0x30800000 0x40 835 reg = <0x30800000 0x400000>;
837 #address-cells = <1>; 836 #address-cells = <1>;
838 #size-cells = <1>; 837 #size-cells = <1>;
839 ranges = <0x30800000 0 838 ranges = <0x30800000 0x30800000 0x400000>,
840 <0x8000000 0x 839 <0x8000000 0x8000000 0x10000000>;
841 840
842 spba1: spba-bus@308000 841 spba1: spba-bus@30800000 {
843 compatible = " 842 compatible = "fsl,spba-bus", "simple-bus";
844 #address-cells 843 #address-cells = <1>;
845 #size-cells = 844 #size-cells = <1>;
846 reg = <0x30800 845 reg = <0x30800000 0x100000>;
847 ranges; 846 ranges;
848 847
849 ecspi1: spi@30 848 ecspi1: spi@30820000 {
850 compat 849 compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
851 #addre 850 #address-cells = <1>;
852 #size- 851 #size-cells = <0>;
853 reg = 852 reg = <0x30820000 0x10000>;
854 interr 853 interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
855 clocks 854 clocks = <&clk IMX8MM_CLK_ECSPI1_ROOT>,
856 855 <&clk IMX8MM_CLK_ECSPI1_ROOT>;
857 clock- 856 clock-names = "ipg", "per";
858 dmas = 857 dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
859 dma-na 858 dma-names = "rx", "tx";
860 status 859 status = "disabled";
861 }; 860 };
862 861
863 ecspi2: spi@30 862 ecspi2: spi@30830000 {
864 compat 863 compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
865 #addre 864 #address-cells = <1>;
866 #size- 865 #size-cells = <0>;
867 reg = 866 reg = <0x30830000 0x10000>;
868 interr 867 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
869 clocks 868 clocks = <&clk IMX8MM_CLK_ECSPI2_ROOT>,
870 869 <&clk IMX8MM_CLK_ECSPI2_ROOT>;
871 clock- 870 clock-names = "ipg", "per";
872 dmas = 871 dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
873 dma-na 872 dma-names = "rx", "tx";
874 status 873 status = "disabled";
875 }; 874 };
876 875
877 ecspi3: spi@30 876 ecspi3: spi@30840000 {
878 compat 877 compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
879 #addre 878 #address-cells = <1>;
880 #size- 879 #size-cells = <0>;
881 reg = 880 reg = <0x30840000 0x10000>;
882 interr 881 interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
883 clocks 882 clocks = <&clk IMX8MM_CLK_ECSPI3_ROOT>,
884 883 <&clk IMX8MM_CLK_ECSPI3_ROOT>;
885 clock- 884 clock-names = "ipg", "per";
886 dmas = 885 dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
887 dma-na 886 dma-names = "rx", "tx";
888 status 887 status = "disabled";
889 }; 888 };
890 889
891 uart1: serial@ 890 uart1: serial@30860000 {
892 compat 891 compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
893 reg = 892 reg = <0x30860000 0x10000>;
894 interr 893 interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
895 clocks 894 clocks = <&clk IMX8MM_CLK_UART1_ROOT>,
896 895 <&clk IMX8MM_CLK_UART1_ROOT>;
897 clock- 896 clock-names = "ipg", "per";
898 dmas = 897 dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
899 dma-na 898 dma-names = "rx", "tx";
900 status 899 status = "disabled";
901 }; 900 };
902 901
903 uart3: serial@ 902 uart3: serial@30880000 {
904 compat 903 compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
905 reg = 904 reg = <0x30880000 0x10000>;
906 interr 905 interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
907 clocks 906 clocks = <&clk IMX8MM_CLK_UART3_ROOT>,
908 907 <&clk IMX8MM_CLK_UART3_ROOT>;
909 clock- 908 clock-names = "ipg", "per";
910 dmas = 909 dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
911 dma-na 910 dma-names = "rx", "tx";
912 status 911 status = "disabled";
913 }; 912 };
914 913
915 uart2: serial@ 914 uart2: serial@30890000 {
916 compat 915 compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
917 reg = 916 reg = <0x30890000 0x10000>;
918 interr 917 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
919 clocks 918 clocks = <&clk IMX8MM_CLK_UART2_ROOT>,
920 919 <&clk IMX8MM_CLK_UART2_ROOT>;
921 clock- 920 clock-names = "ipg", "per";
922 status 921 status = "disabled";
923 }; 922 };
924 }; 923 };
925 924
926 crypto: crypto@3090000 925 crypto: crypto@30900000 {
927 compatible = " 926 compatible = "fsl,sec-v4.0";
928 #address-cells 927 #address-cells = <1>;
929 #size-cells = 928 #size-cells = <1>;
930 reg = <0x30900 929 reg = <0x30900000 0x40000>;
931 ranges = <0 0x 930 ranges = <0 0x30900000 0x40000>;
932 interrupts = < 931 interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
933 clocks = <&clk 932 clocks = <&clk IMX8MM_CLK_AHB>,
934 <&clk 933 <&clk IMX8MM_CLK_IPG_ROOT>;
935 clock-names = 934 clock-names = "aclk", "ipg";
936 935
937 sec_jr0: jr@10 936 sec_jr0: jr@1000 {
938 compat 937 compatible = "fsl,sec-v4.0-job-ring";
939 reg = 938 reg = <0x1000 0x1000>;
940 interr 939 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
941 status 940 status = "disabled";
942 }; 941 };
943 942
944 sec_jr1: jr@20 943 sec_jr1: jr@2000 {
945 compat 944 compatible = "fsl,sec-v4.0-job-ring";
946 reg = 945 reg = <0x2000 0x1000>;
947 interr 946 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
948 }; 947 };
949 948
950 sec_jr2: jr@30 949 sec_jr2: jr@3000 {
951 compat 950 compatible = "fsl,sec-v4.0-job-ring";
952 reg = 951 reg = <0x3000 0x1000>;
953 interr 952 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
954 }; 953 };
955 }; 954 };
956 955
957 i2c1: i2c@30a20000 { 956 i2c1: i2c@30a20000 {
958 compatible = " 957 compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
959 #address-cells 958 #address-cells = <1>;
960 #size-cells = 959 #size-cells = <0>;
961 reg = <0x30a20 960 reg = <0x30a20000 0x10000>;
962 interrupts = < 961 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
963 clocks = <&clk 962 clocks = <&clk IMX8MM_CLK_I2C1_ROOT>;
964 status = "disa 963 status = "disabled";
965 }; 964 };
966 965
967 i2c2: i2c@30a30000 { 966 i2c2: i2c@30a30000 {
968 compatible = " 967 compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
969 #address-cells 968 #address-cells = <1>;
970 #size-cells = 969 #size-cells = <0>;
971 reg = <0x30a30 970 reg = <0x30a30000 0x10000>;
972 interrupts = < 971 interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
973 clocks = <&clk 972 clocks = <&clk IMX8MM_CLK_I2C2_ROOT>;
974 status = "disa 973 status = "disabled";
975 }; 974 };
976 975
977 i2c3: i2c@30a40000 { 976 i2c3: i2c@30a40000 {
978 #address-cells 977 #address-cells = <1>;
979 #size-cells = 978 #size-cells = <0>;
980 compatible = " 979 compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
981 reg = <0x30a40 980 reg = <0x30a40000 0x10000>;
982 interrupts = < 981 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
983 clocks = <&clk 982 clocks = <&clk IMX8MM_CLK_I2C3_ROOT>;
984 status = "disa 983 status = "disabled";
985 }; 984 };
986 985
987 i2c4: i2c@30a50000 { 986 i2c4: i2c@30a50000 {
988 compatible = " 987 compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
989 #address-cells 988 #address-cells = <1>;
990 #size-cells = 989 #size-cells = <0>;
991 reg = <0x30a50 990 reg = <0x30a50000 0x10000>;
992 interrupts = < 991 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
993 clocks = <&clk 992 clocks = <&clk IMX8MM_CLK_I2C4_ROOT>;
994 status = "disa 993 status = "disabled";
995 }; 994 };
996 995
997 uart4: serial@30a60000 996 uart4: serial@30a60000 {
998 compatible = " 997 compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
999 reg = <0x30a60 998 reg = <0x30a60000 0x10000>;
1000 interrupts = 999 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
1001 clocks = <&cl 1000 clocks = <&clk IMX8MM_CLK_UART4_ROOT>,
1002 <&cl 1001 <&clk IMX8MM_CLK_UART4_ROOT>;
1003 clock-names = 1002 clock-names = "ipg", "per";
1004 dmas = <&sdma 1003 dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
1005 dma-names = " 1004 dma-names = "rx", "tx";
1006 status = "dis 1005 status = "disabled";
1007 }; 1006 };
1008 1007
1009 mu: mailbox@30aa0000 1008 mu: mailbox@30aa0000 {
1010 compatible = 1009 compatible = "fsl,imx8mm-mu", "fsl,imx6sx-mu";
1011 reg = <0x30aa 1010 reg = <0x30aa0000 0x10000>;
1012 interrupts = 1011 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
1013 clocks = <&cl 1012 clocks = <&clk IMX8MM_CLK_MU_ROOT>;
1014 #mbox-cells = 1013 #mbox-cells = <2>;
1015 }; 1014 };
1016 1015
1017 usdhc1: mmc@30b40000 1016 usdhc1: mmc@30b40000 {
1018 compatible = 1017 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
1019 reg = <0x30b4 1018 reg = <0x30b40000 0x10000>;
1020 interrupts = 1019 interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
1021 clocks = <&cl 1020 clocks = <&clk IMX8MM_CLK_IPG_ROOT>,
1022 <&cl 1021 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
1023 <&cl 1022 <&clk IMX8MM_CLK_USDHC1_ROOT>;
1024 clock-names = 1023 clock-names = "ipg", "ahb", "per";
1025 fsl,tuning-st 1024 fsl,tuning-start-tap = <20>;
1026 fsl,tuning-st 1025 fsl,tuning-step = <2>;
1027 bus-width = < 1026 bus-width = <4>;
1028 status = "dis 1027 status = "disabled";
1029 }; 1028 };
1030 1029
1031 usdhc2: mmc@30b50000 1030 usdhc2: mmc@30b50000 {
1032 compatible = 1031 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
1033 reg = <0x30b5 1032 reg = <0x30b50000 0x10000>;
1034 interrupts = 1033 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
1035 clocks = <&cl 1034 clocks = <&clk IMX8MM_CLK_IPG_ROOT>,
1036 <&cl 1035 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
1037 <&cl 1036 <&clk IMX8MM_CLK_USDHC2_ROOT>;
1038 clock-names = 1037 clock-names = "ipg", "ahb", "per";
1039 fsl,tuning-st 1038 fsl,tuning-start-tap = <20>;
1040 fsl,tuning-st 1039 fsl,tuning-step = <2>;
1041 bus-width = < 1040 bus-width = <4>;
1042 status = "dis 1041 status = "disabled";
1043 }; 1042 };
1044 1043
1045 usdhc3: mmc@30b60000 1044 usdhc3: mmc@30b60000 {
1046 compatible = 1045 compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
1047 reg = <0x30b6 1046 reg = <0x30b60000 0x10000>;
1048 interrupts = 1047 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
1049 clocks = <&cl 1048 clocks = <&clk IMX8MM_CLK_IPG_ROOT>,
1050 <&cl 1049 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
1051 <&cl 1050 <&clk IMX8MM_CLK_USDHC3_ROOT>;
1052 clock-names = 1051 clock-names = "ipg", "ahb", "per";
1053 fsl,tuning-st 1052 fsl,tuning-start-tap = <20>;
1054 fsl,tuning-st 1053 fsl,tuning-step = <2>;
1055 bus-width = < 1054 bus-width = <4>;
1056 status = "dis 1055 status = "disabled";
1057 }; 1056 };
1058 1057
1059 flexspi: spi@30bb0000 1058 flexspi: spi@30bb0000 {
1060 #address-cell 1059 #address-cells = <1>;
1061 #size-cells = 1060 #size-cells = <0>;
1062 compatible = 1061 compatible = "nxp,imx8mm-fspi";
1063 reg = <0x30bb 1062 reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
1064 reg-names = " 1063 reg-names = "fspi_base", "fspi_mmap";
1065 interrupts = 1064 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
1066 clocks = <&cl 1065 clocks = <&clk IMX8MM_CLK_QSPI_ROOT>,
1067 <&cl 1066 <&clk IMX8MM_CLK_QSPI_ROOT>;
1068 clock-names = 1067 clock-names = "fspi_en", "fspi";
1069 status = "dis 1068 status = "disabled";
1070 }; 1069 };
1071 1070
1072 sdma1: dma-controller 1071 sdma1: dma-controller@30bd0000 {
1073 compatible = 1072 compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
1074 reg = <0x30bd 1073 reg = <0x30bd0000 0x10000>;
1075 interrupts = 1074 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
1076 clocks = <&cl 1075 clocks = <&clk IMX8MM_CLK_SDMA1_ROOT>,
1077 <&cl 1076 <&clk IMX8MM_CLK_AHB>;
1078 clock-names = 1077 clock-names = "ipg", "ahb";
1079 #dma-cells = 1078 #dma-cells = <3>;
1080 fsl,sdma-ram- 1079 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
1081 }; 1080 };
1082 1081
1083 fec1: ethernet@30be00 1082 fec1: ethernet@30be0000 {
1084 compatible = 1083 compatible = "fsl,imx8mm-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
1085 reg = <0x30be 1084 reg = <0x30be0000 0x10000>;
1086 interrupts = 1085 interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
1087 1086 <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
1088 1087 <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
1089 1088 <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
1090 clocks = <&cl 1089 clocks = <&clk IMX8MM_CLK_ENET1_ROOT>,
1091 <&cl 1090 <&clk IMX8MM_CLK_ENET1_ROOT>,
1092 <&cl 1091 <&clk IMX8MM_CLK_ENET_TIMER>,
1093 <&cl 1092 <&clk IMX8MM_CLK_ENET_REF>,
1094 <&cl 1093 <&clk IMX8MM_CLK_ENET_PHY_REF>;
1095 clock-names = 1094 clock-names = "ipg", "ahb", "ptp",
1096 1095 "enet_clk_ref", "enet_out";
1097 assigned-cloc 1096 assigned-clocks = <&clk IMX8MM_CLK_ENET_AXI>,
1098 1097 <&clk IMX8MM_CLK_ENET_TIMER>,
1099 1098 <&clk IMX8MM_CLK_ENET_REF>,
1100 1099 <&clk IMX8MM_CLK_ENET_PHY_REF>;
1101 assigned-cloc 1100 assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_266M>,
1102 1101 <&clk IMX8MM_SYS_PLL2_100M>,
1103 1102 <&clk IMX8MM_SYS_PLL2_125M>,
1104 1103 <&clk IMX8MM_SYS_PLL2_50M>;
1105 assigned-cloc 1104 assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
1106 fsl,num-tx-qu 1105 fsl,num-tx-queues = <3>;
1107 fsl,num-rx-qu 1106 fsl,num-rx-queues = <3>;
1108 nvmem-cells = 1107 nvmem-cells = <&fec_mac_address>;
1109 nvmem-cell-na 1108 nvmem-cell-names = "mac-address";
1110 fsl,stop-mode 1109 fsl,stop-mode = <&gpr 0x10 3>;
1111 status = "dis 1110 status = "disabled";
1112 }; 1111 };
1113 1112
1114 }; 1113 };
1115 1114
1116 aips4: bus@32c00000 { 1115 aips4: bus@32c00000 {
1117 compatible = "fsl,aip 1116 compatible = "fsl,aips-bus", "simple-bus";
1118 reg = <0x32c00000 0x4 1117 reg = <0x32c00000 0x400000>;
1119 #address-cells = <1>; 1118 #address-cells = <1>;
1120 #size-cells = <1>; 1119 #size-cells = <1>;
1121 ranges = <0x32c00000 1120 ranges = <0x32c00000 0x32c00000 0x400000>;
1122 1121
1123 lcdif: lcdif@32e00000 <<
1124 compatible = <<
1125 reg = <0x32e0 <<
1126 clocks = <&cl <<
1127 <&cl <<
1128 <&cl <<
1129 clock-names = <<
1130 assigned-cloc <<
1131 <<
1132 <<
1133 assigned-cloc <<
1134 <<
1135 <<
1136 assigned-cloc <<
1137 interrupts = <<
1138 power-domains <<
1139 status = "dis <<
1140 <<
1141 port { <<
1142 lcdif <<
1143 <<
1144 }; <<
1145 }; <<
1146 }; <<
1147 <<
1148 mipi_dsi: dsi@32e1000 <<
1149 compatible = <<
1150 reg = <0x32e1 <<
1151 clocks = <&cl <<
1152 <&cl <<
1153 clock-names = <<
1154 assigned-cloc <<
1155 assigned-cloc <<
1156 interrupts = <<
1157 power-domains <<
1158 status = "dis <<
1159 <<
1160 ports { <<
1161 #addr <<
1162 #size <<
1163 <<
1164 port@ <<
1165 <<
1166 <<
1167 <<
1168 <<
1169 <<
1170 }; <<
1171 <<
1172 port@ <<
1173 <<
1174 <<
1175 <<
1176 <<
1177 }; <<
1178 }; <<
1179 }; <<
1180 <<
1181 csi: csi@32e20000 { 1122 csi: csi@32e20000 {
1182 compatible = 1123 compatible = "fsl,imx8mm-csi", "fsl,imx7-csi";
1183 reg = <0x32e2 1124 reg = <0x32e20000 0x1000>;
1184 interrupts = 1125 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
1185 clocks = <&cl 1126 clocks = <&clk IMX8MM_CLK_CSI1_ROOT>;
1186 clock-names = 1127 clock-names = "mclk";
1187 power-domains 1128 power-domains = <&disp_blk_ctrl IMX8MM_DISPBLK_PD_CSI_BRIDGE>;
1188 status = "dis 1129 status = "disabled";
1189 1130
1190 port { 1131 port {
1191 csi_i 1132 csi_in: endpoint {
1192 1133 remote-endpoint = <&imx8mm_mipi_csi_out>;
1193 }; 1134 };
1194 }; 1135 };
1195 }; 1136 };
1196 1137
1197 disp_blk_ctrl: blk-ct 1138 disp_blk_ctrl: blk-ctrl@32e28000 {
1198 compatible = 1139 compatible = "fsl,imx8mm-disp-blk-ctrl", "syscon";
1199 reg = <0x32e2 1140 reg = <0x32e28000 0x100>;
1200 power-domains 1141 power-domains = <&pgc_dispmix>, <&pgc_dispmix>,
1201 1142 <&pgc_dispmix>, <&pgc_mipi>,
1202 1143 <&pgc_mipi>;
1203 power-domain- 1144 power-domain-names = "bus", "csi-bridge",
1204 1145 "lcdif", "mipi-dsi",
1205 1146 "mipi-csi";
1206 clocks = <&cl 1147 clocks = <&clk IMX8MM_CLK_DISP_AXI_ROOT>,
1207 <&cl 1148 <&clk IMX8MM_CLK_DISP_APB_ROOT>,
1208 <&cl 1149 <&clk IMX8MM_CLK_CSI1_ROOT>,
1209 <&cl 1150 <&clk IMX8MM_CLK_DISP_AXI_ROOT>,
1210 <&cl 1151 <&clk IMX8MM_CLK_DISP_APB_ROOT>,
1211 <&cl 1152 <&clk IMX8MM_CLK_DISP_ROOT>,
1212 <&cl 1153 <&clk IMX8MM_CLK_DSI_CORE>,
1213 <&cl 1154 <&clk IMX8MM_CLK_DSI_PHY_REF>,
1214 <&cl 1155 <&clk IMX8MM_CLK_CSI1_CORE>,
1215 <&cl 1156 <&clk IMX8MM_CLK_CSI1_PHY_REF>;
1216 clock-names = 1157 clock-names = "csi-bridge-axi","csi-bridge-apb",
1217 1158 "csi-bridge-core", "lcdif-axi",
1218 1159 "lcdif-apb", "lcdif-pix",
1219 1160 "dsi-pclk", "dsi-ref",
1220 1161 "csi-aclk", "csi-pclk";
1221 #power-domain 1162 #power-domain-cells = <1>;
1222 }; 1163 };
1223 1164
1224 mipi_csi: mipi-csi@32 1165 mipi_csi: mipi-csi@32e30000 {
1225 compatible = 1166 compatible = "fsl,imx8mm-mipi-csi2";
1226 reg = <0x32e3 1167 reg = <0x32e30000 0x1000>;
1227 interrupts = 1168 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
1228 assigned-cloc !! 1169 assigned-clocks = <&clk IMX8MM_CLK_CSI1_CORE>,
1229 assigned-cloc !! 1170 <&clk IMX8MM_CLK_CSI1_PHY_REF>;
1230 !! 1171 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_1000M>,
>> 1172 <&clk IMX8MM_SYS_PLL2_1000M>;
1231 clock-frequen 1173 clock-frequency = <333000000>;
1232 clocks = <&cl 1174 clocks = <&clk IMX8MM_CLK_DISP_APB_ROOT>,
1233 <&cl 1175 <&clk IMX8MM_CLK_CSI1_ROOT>,
1234 <&cl 1176 <&clk IMX8MM_CLK_CSI1_PHY_REF>,
1235 <&cl 1177 <&clk IMX8MM_CLK_DISP_AXI_ROOT>;
1236 clock-names = 1178 clock-names = "pclk", "wrap", "phy", "axi";
1237 power-domains 1179 power-domains = <&disp_blk_ctrl IMX8MM_DISPBLK_PD_MIPI_CSI>;
1238 status = "dis 1180 status = "disabled";
1239 1181
1240 ports { 1182 ports {
1241 #addr 1183 #address-cells = <1>;
1242 #size 1184 #size-cells = <0>;
1243 1185
1244 port@ 1186 port@0 {
1245 1187 reg = <0>;
1246 }; 1188 };
1247 1189
1248 port@ 1190 port@1 {
1249 1191 reg = <1>;
1250 1192
1251 1193 imx8mm_mipi_csi_out: endpoint {
1252 1194 remote-endpoint = <&csi_in>;
1253 1195 };
1254 }; 1196 };
1255 }; 1197 };
1256 }; 1198 };
1257 1199
1258 usbotg1: usb@32e40000 1200 usbotg1: usb@32e40000 {
1259 compatible = !! 1201 compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
1260 reg = <0x32e4 1202 reg = <0x32e40000 0x200>;
1261 interrupts = 1203 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
1262 clocks = <&cl 1204 clocks = <&clk IMX8MM_CLK_USB1_CTRL_ROOT>;
>> 1205 clock-names = "usb1_ctrl_root_clk";
1263 assigned-cloc 1206 assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>;
1264 assigned-cloc 1207 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>;
1265 phys = <&usbp 1208 phys = <&usbphynop1>;
1266 fsl,usbmisc = 1209 fsl,usbmisc = <&usbmisc1 0>;
1267 power-domains 1210 power-domains = <&pgc_hsiomix>;
1268 status = "dis 1211 status = "disabled";
1269 }; 1212 };
1270 1213
1271 usbmisc1: usbmisc@32e 1214 usbmisc1: usbmisc@32e40200 {
1272 compatible = !! 1215 compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
1273 <<
1274 #index-cells 1216 #index-cells = <1>;
1275 reg = <0x32e4 1217 reg = <0x32e40200 0x200>;
1276 }; 1218 };
1277 1219
1278 usbotg2: usb@32e50000 1220 usbotg2: usb@32e50000 {
1279 compatible = !! 1221 compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
1280 reg = <0x32e5 1222 reg = <0x32e50000 0x200>;
1281 interrupts = 1223 interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
1282 clocks = <&cl 1224 clocks = <&clk IMX8MM_CLK_USB1_CTRL_ROOT>;
>> 1225 clock-names = "usb1_ctrl_root_clk";
1283 assigned-cloc 1226 assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>;
1284 assigned-cloc 1227 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>;
1285 phys = <&usbp 1228 phys = <&usbphynop2>;
1286 fsl,usbmisc = 1229 fsl,usbmisc = <&usbmisc2 0>;
1287 power-domains 1230 power-domains = <&pgc_hsiomix>;
1288 status = "dis 1231 status = "disabled";
1289 }; 1232 };
1290 1233
1291 usbmisc2: usbmisc@32e 1234 usbmisc2: usbmisc@32e50200 {
1292 compatible = !! 1235 compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
1293 <<
1294 #index-cells 1236 #index-cells = <1>;
1295 reg = <0x32e5 1237 reg = <0x32e50200 0x200>;
1296 }; 1238 };
1297 1239
1298 pcie_phy: pcie-phy@32 1240 pcie_phy: pcie-phy@32f00000 {
1299 compatible = 1241 compatible = "fsl,imx8mm-pcie-phy";
1300 reg = <0x32f0 1242 reg = <0x32f00000 0x10000>;
1301 clocks = <&cl 1243 clocks = <&clk IMX8MM_CLK_PCIE1_PHY>;
1302 clock-names = 1244 clock-names = "ref";
1303 assigned-cloc 1245 assigned-clocks = <&clk IMX8MM_CLK_PCIE1_PHY>;
1304 assigned-cloc 1246 assigned-clock-rates = <100000000>;
1305 assigned-cloc 1247 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_100M>;
1306 resets = <&sr 1248 resets = <&src IMX8MQ_RESET_PCIEPHY>;
1307 reset-names = 1249 reset-names = "pciephy";
1308 #phy-cells = 1250 #phy-cells = <0>;
1309 status = "dis 1251 status = "disabled";
1310 }; 1252 };
1311 }; 1253 };
1312 1254
1313 dma_apbh: dma-controller@3300 1255 dma_apbh: dma-controller@33000000 {
1314 compatible = "fsl,imx 1256 compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
1315 reg = <0x33000000 0x2 1257 reg = <0x33000000 0x2000>;
1316 interrupts = <GIC_SPI 1258 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
1317 <GIC_SPI 1259 <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
1318 <GIC_SPI 1260 <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
1319 <GIC_SPI 1261 <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
1320 #dma-cells = <1>; 1262 #dma-cells = <1>;
1321 dma-channels = <4>; 1263 dma-channels = <4>;
1322 clocks = <&clk IMX8MM 1264 clocks = <&clk IMX8MM_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
1323 }; 1265 };
1324 1266
1325 gpmi: nand-controller@3300200 1267 gpmi: nand-controller@33002000 {
1326 compatible = "fsl,imx 1268 compatible = "fsl,imx8mm-gpmi-nand", "fsl,imx7d-gpmi-nand";
1327 #address-cells = <1>; 1269 #address-cells = <1>;
1328 #size-cells = <0>; 1270 #size-cells = <0>;
1329 reg = <0x33002000 0x2 1271 reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
1330 reg-names = "gpmi-nan 1272 reg-names = "gpmi-nand", "bch";
1331 interrupts = <GIC_SPI 1273 interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
1332 interrupt-names = "bc 1274 interrupt-names = "bch";
1333 clocks = <&clk IMX8MM 1275 clocks = <&clk IMX8MM_CLK_NAND_ROOT>,
1334 <&clk IMX8MM 1276 <&clk IMX8MM_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
1335 clock-names = "gpmi_i 1277 clock-names = "gpmi_io", "gpmi_bch_apb";
1336 dmas = <&dma_apbh 0>; 1278 dmas = <&dma_apbh 0>;
1337 dma-names = "rx-tx"; 1279 dma-names = "rx-tx";
1338 status = "disabled"; 1280 status = "disabled";
1339 }; 1281 };
1340 1282
1341 pcie0: pcie@33800000 { 1283 pcie0: pcie@33800000 {
1342 compatible = "fsl,imx 1284 compatible = "fsl,imx8mm-pcie";
1343 reg = <0x33800000 0x4 1285 reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
1344 reg-names = "dbi", "c 1286 reg-names = "dbi", "config";
1345 #address-cells = <3>; 1287 #address-cells = <3>;
1346 #size-cells = <2>; 1288 #size-cells = <2>;
1347 device_type = "pci"; 1289 device_type = "pci";
1348 bus-range = <0x00 0xf 1290 bus-range = <0x00 0xff>;
1349 ranges = <0x81000000 !! 1291 ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000 /* downstream I/O 64KB */
1350 <0x82000000 !! 1292 0x82000000 0 0x18000000 0x18000000 0 0x07f00000>; /* non-prefetchable memory */
1351 num-lanes = <1>; 1293 num-lanes = <1>;
1352 num-viewport = <4>; 1294 num-viewport = <4>;
1353 interrupts = <GIC_SPI 1295 interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
1354 interrupt-names = "ms 1296 interrupt-names = "msi";
1355 #interrupt-cells = <1 1297 #interrupt-cells = <1>;
1356 interrupt-map-mask = 1298 interrupt-map-mask = <0 0 0 0x7>;
1357 interrupt-map = <0 0 1299 interrupt-map = <0 0 0 1 &gic GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
1358 <0 0 1300 <0 0 0 2 &gic GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
1359 <0 0 1301 <0 0 0 3 &gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
1360 <0 0 1302 <0 0 0 4 &gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
1361 fsl,max-link-speed = 1303 fsl,max-link-speed = <2>;
1362 linux,pci-domain = <0 1304 linux,pci-domain = <0>;
1363 clocks = <&clk IMX8MM 1305 clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
1364 <&clk IMX8MM 1306 <&clk IMX8MM_CLK_PCIE1_PHY>,
1365 <&clk IMX8MM 1307 <&clk IMX8MM_CLK_PCIE1_AUX>;
1366 clock-names = "pcie", 1308 clock-names = "pcie", "pcie_bus", "pcie_aux";
1367 power-domains = <&pgc 1309 power-domains = <&pgc_pcie>;
1368 resets = <&src IMX8MQ 1310 resets = <&src IMX8MQ_RESET_PCIE_CTRL_APPS_EN>,
1369 <&src IMX8MQ 1311 <&src IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF>;
1370 reset-names = "apps", 1312 reset-names = "apps", "turnoff";
1371 phys = <&pcie_phy>; 1313 phys = <&pcie_phy>;
1372 phy-names = "pcie-phy 1314 phy-names = "pcie-phy";
1373 status = "disabled"; 1315 status = "disabled";
1374 }; 1316 };
1375 1317
1376 pcie0_ep: pcie-ep@33800000 { <<
1377 compatible = "fsl,imx <<
1378 reg = <0x33800000 0x4 <<
1379 <0x18000000 0x8 <<
1380 reg-names = "dbi", "a <<
1381 num-lanes = <1>; <<
1382 interrupts = <GIC_SPI <<
1383 interrupt-names = "dm <<
1384 fsl,max-link-speed = <<
1385 clocks = <&clk IMX8MM <<
1386 <&clk IMX8MM <<
1387 <&clk IMX8MM <<
1388 clock-names = "pcie", <<
1389 power-domains = <&pgc <<
1390 resets = <&src IMX8MQ <<
1391 <&src IMX8MQ <<
1392 reset-names = "apps", <<
1393 phys = <&pcie_phy>; <<
1394 phy-names = "pcie-phy <<
1395 num-ib-windows = <4>; <<
1396 num-ob-windows = <4>; <<
1397 status = "disabled"; <<
1398 }; <<
1399 <<
1400 gpu_3d: gpu@38000000 { 1318 gpu_3d: gpu@38000000 {
1401 compatible = "vivante 1319 compatible = "vivante,gc";
1402 reg = <0x38000000 0x8 1320 reg = <0x38000000 0x8000>;
1403 interrupts = <GIC_SPI 1321 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
1404 clocks = <&clk IMX8MM 1322 clocks = <&clk IMX8MM_CLK_GPU_AHB>,
1405 <&clk IMX8MM 1323 <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
1406 <&clk IMX8MM 1324 <&clk IMX8MM_CLK_GPU3D_ROOT>,
1407 <&clk IMX8MM 1325 <&clk IMX8MM_CLK_GPU3D_ROOT>;
1408 clock-names = "reg", 1326 clock-names = "reg", "bus", "core", "shader";
1409 assigned-clocks = <&c 1327 assigned-clocks = <&clk IMX8MM_CLK_GPU3D_CORE>,
1410 <&c 1328 <&clk IMX8MM_GPU_PLL_OUT>;
1411 assigned-clock-parent 1329 assigned-clock-parents = <&clk IMX8MM_GPU_PLL_OUT>;
1412 assigned-clock-rates !! 1330 assigned-clock-rates = <0>, <1000000000>;
1413 power-domains = <&pgc 1331 power-domains = <&pgc_gpu>;
1414 }; 1332 };
1415 1333
1416 gpu_2d: gpu@38008000 { 1334 gpu_2d: gpu@38008000 {
1417 compatible = "vivante 1335 compatible = "vivante,gc";
1418 reg = <0x38008000 0x8 1336 reg = <0x38008000 0x8000>;
1419 interrupts = <GIC_SPI 1337 interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
1420 clocks = <&clk IMX8MM 1338 clocks = <&clk IMX8MM_CLK_GPU_AHB>,
1421 <&clk IMX8MM 1339 <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
1422 <&clk IMX8MM 1340 <&clk IMX8MM_CLK_GPU2D_ROOT>;
1423 clock-names = "reg", 1341 clock-names = "reg", "bus", "core";
1424 assigned-clocks = <&c 1342 assigned-clocks = <&clk IMX8MM_CLK_GPU2D_CORE>,
1425 <&c 1343 <&clk IMX8MM_GPU_PLL_OUT>;
1426 assigned-clock-parent 1344 assigned-clock-parents = <&clk IMX8MM_GPU_PLL_OUT>;
1427 assigned-clock-rates !! 1345 assigned-clock-rates = <0>, <1000000000>;
1428 power-domains = <&pgc 1346 power-domains = <&pgc_gpu>;
1429 }; 1347 };
1430 1348
1431 vpu_g1: video-codec@38300000 1349 vpu_g1: video-codec@38300000 {
1432 compatible = "nxp,imx 1350 compatible = "nxp,imx8mm-vpu-g1";
1433 reg = <0x38300000 0x1 1351 reg = <0x38300000 0x10000>;
1434 interrupts = <GIC_SPI 1352 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
1435 clocks = <&clk IMX8MM 1353 clocks = <&clk IMX8MM_CLK_VPU_G1_ROOT>;
1436 power-domains = <&vpu 1354 power-domains = <&vpu_blk_ctrl IMX8MM_VPUBLK_PD_G1>;
1437 }; 1355 };
1438 1356
1439 vpu_g2: video-codec@38310000 1357 vpu_g2: video-codec@38310000 {
1440 compatible = "nxp,imx 1358 compatible = "nxp,imx8mq-vpu-g2";
1441 reg = <0x38310000 0x1 1359 reg = <0x38310000 0x10000>;
1442 interrupts = <GIC_SPI 1360 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
1443 clocks = <&clk IMX8MM 1361 clocks = <&clk IMX8MM_CLK_VPU_G2_ROOT>;
1444 power-domains = <&vpu 1362 power-domains = <&vpu_blk_ctrl IMX8MM_VPUBLK_PD_G2>;
1445 }; 1363 };
1446 1364
1447 vpu_blk_ctrl: blk-ctrl@383300 1365 vpu_blk_ctrl: blk-ctrl@38330000 {
1448 compatible = "fsl,imx 1366 compatible = "fsl,imx8mm-vpu-blk-ctrl", "syscon";
1449 reg = <0x38330000 0x1 1367 reg = <0x38330000 0x100>;
1450 power-domains = <&pgc 1368 power-domains = <&pgc_vpumix>, <&pgc_vpu_g1>,
1451 <&pgc 1369 <&pgc_vpu_g2>, <&pgc_vpu_h1>;
1452 power-domain-names = 1370 power-domain-names = "bus", "g1", "g2", "h1";
1453 clocks = <&clk IMX8MM 1371 clocks = <&clk IMX8MM_CLK_VPU_G1_ROOT>,
1454 <&clk IMX8MM 1372 <&clk IMX8MM_CLK_VPU_G2_ROOT>,
1455 <&clk IMX8MM 1373 <&clk IMX8MM_CLK_VPU_H1_ROOT>;
1456 clock-names = "g1", " 1374 clock-names = "g1", "g2", "h1";
1457 assigned-clocks = <&c 1375 assigned-clocks = <&clk IMX8MM_CLK_VPU_G1>,
1458 <&c 1376 <&clk IMX8MM_CLK_VPU_G2>;
1459 assigned-clock-parent 1377 assigned-clock-parents = <&clk IMX8MM_VPU_PLL_OUT>,
1460 1378 <&clk IMX8MM_VPU_PLL_OUT>;
1461 assigned-clock-rates 1379 assigned-clock-rates = <600000000>,
1462 1380 <600000000>;
1463 #power-domain-cells = 1381 #power-domain-cells = <1>;
1464 }; 1382 };
1465 1383
1466 gic: interrupt-controller@388 1384 gic: interrupt-controller@38800000 {
1467 compatible = "arm,gic 1385 compatible = "arm,gic-v3";
1468 reg = <0x38800000 0x1 1386 reg = <0x38800000 0x10000>, /* GIC Dist */
1469 <0x38880000 0xc 1387 <0x38880000 0xc0000>; /* GICR (RD_base + SGI_base) */
1470 #interrupt-cells = <3 1388 #interrupt-cells = <3>;
1471 interrupt-controller; 1389 interrupt-controller;
1472 interrupts = <GIC_PPI 1390 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
1473 }; 1391 };
1474 1392
1475 ddrc: memory-controller@3d400 1393 ddrc: memory-controller@3d400000 {
1476 compatible = "fsl,imx 1394 compatible = "fsl,imx8mm-ddrc", "fsl,imx8m-ddrc";
1477 reg = <0x3d400000 0x4 1395 reg = <0x3d400000 0x400000>;
1478 clock-names = "core", 1396 clock-names = "core", "pll", "alt", "apb";
1479 clocks = <&clk IMX8MM 1397 clocks = <&clk IMX8MM_CLK_DRAM_CORE>,
1480 <&clk IMX8MM 1398 <&clk IMX8MM_DRAM_PLL>,
1481 <&clk IMX8MM 1399 <&clk IMX8MM_CLK_DRAM_ALT>,
1482 <&clk IMX8MM 1400 <&clk IMX8MM_CLK_DRAM_APB>;
1483 }; 1401 };
1484 1402
1485 ddr-pmu@3d800000 { 1403 ddr-pmu@3d800000 {
1486 compatible = "fsl,imx 1404 compatible = "fsl,imx8mm-ddr-pmu", "fsl,imx8m-ddr-pmu";
1487 reg = <0x3d800000 0x4 1405 reg = <0x3d800000 0x400000>;
1488 interrupts = <GIC_SPI 1406 interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
1489 }; 1407 };
1490 }; 1408 };
1491 }; 1409 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.