1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Device Tree For AC5. 3 * Device Tree For AC5.
4 * 4 *
5 * Copyright (C) 2021 Marvell 5 * Copyright (C) 2021 Marvell
6 * Copyright (C) 2022 Allied Telesis Labs 6 * Copyright (C) 2022 Allied Telesis Labs
7 */ 7 */
8 8
9 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/interrupt-controller/arm 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 11
12 / { 12 / {
13 model = "Marvell AC5 SoC"; 13 model = "Marvell AC5 SoC";
14 compatible = "marvell,ac5"; 14 compatible = "marvell,ac5";
15 interrupt-parent = <&gic>; 15 interrupt-parent = <&gic>;
16 #address-cells = <2>; 16 #address-cells = <2>;
17 #size-cells = <2>; 17 #size-cells = <2>;
18 18
19 cpus { 19 cpus {
20 #address-cells = <2>; 20 #address-cells = <2>;
21 #size-cells = <0>; 21 #size-cells = <0>;
22 22
23 cpu-map { 23 cpu-map {
24 cluster0 { 24 cluster0 {
25 core0 { 25 core0 {
26 cpu = 26 cpu = <&cpu0>;
27 }; 27 };
28 core1 { 28 core1 {
29 cpu = 29 cpu = <&cpu1>;
30 }; 30 };
31 }; 31 };
32 }; 32 };
33 33
34 cpu0: cpu@0 { 34 cpu0: cpu@0 {
35 device_type = "cpu"; 35 device_type = "cpu";
36 compatible = "arm,cort 36 compatible = "arm,cortex-a55";
37 reg = <0x0 0x0>; 37 reg = <0x0 0x0>;
38 enable-method = "psci" 38 enable-method = "psci";
39 next-level-cache = <&l 39 next-level-cache = <&l2>;
40 }; 40 };
41 41
42 cpu1: cpu@1 { 42 cpu1: cpu@1 {
43 device_type = "cpu"; 43 device_type = "cpu";
44 compatible = "arm,cort 44 compatible = "arm,cortex-a55";
45 reg = <0x0 0x100>; 45 reg = <0x0 0x100>;
46 enable-method = "psci" 46 enable-method = "psci";
47 next-level-cache = <&l 47 next-level-cache = <&l2>;
48 }; 48 };
49 49
50 l2: l2-cache { 50 l2: l2-cache {
51 compatible = "cache"; 51 compatible = "cache";
52 cache-level = <2>; <<
53 cache-unified; <<
54 }; 52 };
55 }; 53 };
56 54
57 psci { 55 psci {
58 compatible = "arm,psci-0.2"; 56 compatible = "arm,psci-0.2";
59 method = "smc"; 57 method = "smc";
60 }; 58 };
61 59
62 timer { 60 timer {
63 compatible = "arm,armv8-timer" 61 compatible = "arm,armv8-timer";
64 interrupts = <GIC_PPI 9 IRQ_TY 62 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>,
65 <GIC_PPI 8 IRQ_TY 63 <GIC_PPI 8 IRQ_TYPE_LEVEL_HIGH>,
66 <GIC_PPI 10 IRQ_T 64 <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>,
67 <GIC_PPI 7 IRQ_TY 65 <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
68 }; 66 };
69 67
70 pmu { 68 pmu {
71 compatible = "arm,cortex-a55-p !! 69 compatible = "arm,armv8-pmuv3";
72 interrupts = <GIC_PPI 12 IRQ_T 70 interrupts = <GIC_PPI 12 IRQ_TYPE_LEVEL_HIGH>;
73 }; 71 };
74 72
75 soc { 73 soc {
76 compatible = "simple-bus"; 74 compatible = "simple-bus";
77 #address-cells = <2>; 75 #address-cells = <2>;
78 #size-cells = <2>; 76 #size-cells = <2>;
79 ranges; 77 ranges;
>> 78 dma-ranges;
80 79
81 internal-regs@7f000000 { 80 internal-regs@7f000000 {
82 #address-cells = <1>; 81 #address-cells = <1>;
83 #size-cells = <1>; 82 #size-cells = <1>;
84 compatible = "simple-b 83 compatible = "simple-bus";
85 /* 16M internal regist 84 /* 16M internal register @ 0x7f00_0000 */
86 ranges = <0x0 0x0 0x7f 85 ranges = <0x0 0x0 0x7f000000 0x1000000>;
87 dma-coherent; 86 dma-coherent;
88 87
89 uart0: serial@12000 { 88 uart0: serial@12000 {
90 compatible = " 89 compatible = "snps,dw-apb-uart";
91 reg = <0x12000 90 reg = <0x12000 0x100>;
92 reg-shift = <2 91 reg-shift = <2>;
93 interrupts = < 92 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
94 reg-io-width = 93 reg-io-width = <1>;
95 clocks = <&cnm 94 clocks = <&cnm_clock>;
96 status = "okay 95 status = "okay";
97 }; 96 };
98 97
99 uart1: serial@12100 { <<
100 compatible = " <<
101 reg = <0x12100 <<
102 reg-shift = <2 <<
103 interrupts = < <<
104 reg-io-width = <<
105 clocks = <&cnm <<
106 status = "disa <<
107 }; <<
108 <<
109 uart2: serial@12200 { <<
110 compatible = " <<
111 reg = <0x12200 <<
112 reg-shift = <2 <<
113 interrupts = < <<
114 reg-io-width = <<
115 clocks = <&cnm <<
116 status = "disa <<
117 }; <<
118 <<
119 uart3: serial@12300 { <<
120 compatible = " <<
121 reg = <0x12300 <<
122 reg-shift = <2 <<
123 interrupts = < <<
124 reg-io-width = <<
125 clocks = <&cnm <<
126 status = "disa <<
127 }; <<
128 <<
129 mdio: mdio@22004 { 98 mdio: mdio@22004 {
130 #address-cells 99 #address-cells = <1>;
131 #size-cells = 100 #size-cells = <0>;
132 compatible = " 101 compatible = "marvell,orion-mdio";
133 reg = <0x22004 102 reg = <0x22004 0x4>;
134 clocks = <&cnm 103 clocks = <&cnm_clock>;
135 }; 104 };
136 105
137 i2c0: i2c@11000 { !! 106 i2c0: i2c@11000{
138 compatible = " 107 compatible = "marvell,mv78230-i2c";
139 reg = <0x11000 108 reg = <0x11000 0x20>;
140 #address-cells 109 #address-cells = <1>;
141 #size-cells = 110 #size-cells = <0>;
142 111
143 clocks = <&cnm 112 clocks = <&cnm_clock>;
144 clock-names = 113 clock-names = "core";
145 interrupts = < 114 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
146 clock-frequenc !! 115 clock-frequency=<100000>;
147 116
148 pinctrl-names 117 pinctrl-names = "default", "gpio";
149 pinctrl-0 = <& 118 pinctrl-0 = <&i2c0_pins>;
150 pinctrl-1 = <& 119 pinctrl-1 = <&i2c0_gpio>;
151 scl-gpios = <& 120 scl-gpios = <&gpio0 26 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
152 sda-gpios = <& 121 sda-gpios = <&gpio0 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
153 status = "disa 122 status = "disabled";
154 }; 123 };
155 124
156 i2c1: i2c@11100 { !! 125 i2c1: i2c@11100{
157 compatible = " 126 compatible = "marvell,mv78230-i2c";
158 reg = <0x11100 127 reg = <0x11100 0x20>;
159 #address-cells 128 #address-cells = <1>;
160 #size-cells = 129 #size-cells = <0>;
161 130
162 clocks = <&cnm 131 clocks = <&cnm_clock>;
163 clock-names = 132 clock-names = "core";
164 interrupts = < 133 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
165 clock-frequenc !! 134 clock-frequency=<100000>;
166 135
167 pinctrl-names 136 pinctrl-names = "default", "gpio";
168 pinctrl-0 = <& 137 pinctrl-0 = <&i2c1_pins>;
169 pinctrl-1 = <& 138 pinctrl-1 = <&i2c1_gpio>;
170 scl-gpios = <& 139 scl-gpios = <&gpio0 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
171 sda-gpios = <& 140 sda-gpios = <&gpio0 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
172 status = "disa 141 status = "disabled";
173 }; 142 };
174 143
175 gpio0: gpio@18100 { 144 gpio0: gpio@18100 {
176 compatible = " 145 compatible = "marvell,orion-gpio";
177 reg = <0x18100 146 reg = <0x18100 0x40>;
178 ngpios = <32>; 147 ngpios = <32>;
179 gpio-controlle 148 gpio-controller;
180 #gpio-cells = 149 #gpio-cells = <2>;
181 gpio-ranges = 150 gpio-ranges = <&pinctrl0 0 0 32>;
182 marvell,pwm-of 151 marvell,pwm-offset = <0x1f0>;
183 interrupt-cont 152 interrupt-controller;
184 #interrupt-cel 153 #interrupt-cells = <2>;
185 interrupts = < 154 interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
186 < 155 <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
187 < 156 <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
188 < 157 <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
189 }; 158 };
190 159
191 gpio1: gpio@18140 { 160 gpio1: gpio@18140 {
192 reg = <0x18140 161 reg = <0x18140 0x40>;
193 compatible = " 162 compatible = "marvell,orion-gpio";
194 ngpios = <14>; 163 ngpios = <14>;
195 gpio-controlle 164 gpio-controller;
196 #gpio-cells = 165 #gpio-cells = <2>;
197 gpio-ranges = 166 gpio-ranges = <&pinctrl0 0 32 14>;
198 marvell,pwm-of 167 marvell,pwm-offset = <0x1f0>;
199 interrupt-cont 168 interrupt-controller;
200 #interrupt-cel 169 #interrupt-cells = <2>;
201 interrupts = < 170 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
202 < 171 <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
203 }; 172 };
204 }; 173 };
205 174
206 mmc_dma: bus@80500000 { <<
207 compatible = " <<
208 ranges; <<
209 #address-cells <<
210 #size-cells = <<
211 reg = <0x0 0x8 <<
212 dma-ranges = < <<
213 dma-coherent; <<
214 <<
215 sdhci: mmc@805 <<
216 compat <<
217 <<
218 reg = <<
219 interr <<
220 clocks <<
221 clock- <<
222 bus-wi <<
223 non-re <<
224 mmc-dd <<
225 mmc-hs <<
226 mmc-hs <<
227 }; <<
228 }; <<
229 <<
230 /* 175 /*
231 * Dedicated section for devic 176 * Dedicated section for devices behind 32bit controllers so we
232 * can configure specific DMA 177 * can configure specific DMA mapping for them
233 */ 178 */
234 behind-32bit-controller@7f0000 179 behind-32bit-controller@7f000000 {
235 compatible = "simple-b 180 compatible = "simple-bus";
236 #address-cells = <0x2> 181 #address-cells = <0x2>;
237 #size-cells = <0x2>; 182 #size-cells = <0x2>;
238 ranges = <0x0 0x0 0x0 183 ranges = <0x0 0x0 0x0 0x7f000000 0x0 0x1000000>;
239 /* Host phy ram starts 184 /* Host phy ram starts at 0x200M */
240 dma-ranges = <0x0 0x0 185 dma-ranges = <0x0 0x0 0x2 0x0 0x1 0x0>;
241 dma-coherent; 186 dma-coherent;
242 187
243 eth0: ethernet@20000 { 188 eth0: ethernet@20000 {
244 compatible = " 189 compatible = "marvell,armada-ac5-neta";
245 reg = <0x0 0x2 190 reg = <0x0 0x20000 0x0 0x4000>;
246 interrupts = < 191 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
247 clocks = <&cnm 192 clocks = <&cnm_clock>;
248 phy-mode = "sg 193 phy-mode = "sgmii";
249 status = "disa 194 status = "disabled";
250 }; 195 };
251 196
252 eth1: ethernet@24000 { 197 eth1: ethernet@24000 {
253 compatible = " 198 compatible = "marvell,armada-ac5-neta";
254 reg = <0x0 0x2 199 reg = <0x0 0x24000 0x0 0x4000>;
255 interrupts = < 200 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
256 clocks = <&cnm 201 clocks = <&cnm_clock>;
257 phy-mode = "sg 202 phy-mode = "sgmii";
258 status = "disa 203 status = "disabled";
259 }; 204 };
260 205
261 usb0: usb@80000 { 206 usb0: usb@80000 {
262 compatible = " 207 compatible = "marvell,orion-ehci";
263 reg = <0x0 0x8 208 reg = <0x0 0x80000 0x0 0x500>;
264 interrupts = < 209 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
265 status = "disa 210 status = "disabled";
266 }; 211 };
267 212
268 usb1: usb@a0000 { 213 usb1: usb@a0000 {
269 compatible = " 214 compatible = "marvell,orion-ehci";
270 reg = <0x0 0xa 215 reg = <0x0 0xa0000 0x0 0x500>;
271 interrupts = < 216 interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
272 status = "disa 217 status = "disabled";
273 }; 218 };
274 }; 219 };
275 220
276 pinctrl0: pinctrl@80020100 { 221 pinctrl0: pinctrl@80020100 {
277 compatible = "marvell, 222 compatible = "marvell,ac5-pinctrl";
278 reg = <0 0x80020100 0 223 reg = <0 0x80020100 0 0x20>;
279 224
280 i2c0_pins: i2c0-pins { 225 i2c0_pins: i2c0-pins {
281 marvell,pins = 226 marvell,pins = "mpp26", "mpp27";
282 marvell,functi 227 marvell,function = "i2c0";
283 }; 228 };
284 229
285 i2c0_gpio: i2c0-gpio-p 230 i2c0_gpio: i2c0-gpio-pins {
286 marvell,pins = 231 marvell,pins = "mpp26", "mpp27";
287 marvell,functi 232 marvell,function = "gpio";
288 }; 233 };
289 234
290 i2c1_pins: i2c1-pins { 235 i2c1_pins: i2c1-pins {
291 marvell,pins = 236 marvell,pins = "mpp20", "mpp21";
292 marvell,functi 237 marvell,function = "i2c1";
293 }; 238 };
294 239
295 i2c1_gpio: i2c1-gpio-p 240 i2c1_gpio: i2c1-gpio-pins {
296 marvell,pins = 241 marvell,pins = "mpp20", "mpp21";
297 marvell,functi 242 marvell,function = "i2c1";
298 }; 243 };
299 }; 244 };
300 245
301 spi0: spi@805a0000 { 246 spi0: spi@805a0000 {
302 compatible = "marvell, 247 compatible = "marvell,armada-3700-spi";
303 reg = <0x0 0x805a0000 248 reg = <0x0 0x805a0000 0x0 0x50>;
304 #address-cells = <0x1> 249 #address-cells = <0x1>;
305 #size-cells = <0x0>; 250 #size-cells = <0x0>;
306 clocks = <&spi_clock>; 251 clocks = <&spi_clock>;
307 interrupts = <GIC_SPI 252 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
308 num-cs = <1>; 253 num-cs = <1>;
309 status = "disabled"; 254 status = "disabled";
310 }; 255 };
311 256
312 spi1: spi@805a8000 { 257 spi1: spi@805a8000 {
313 compatible = "marvell, 258 compatible = "marvell,armada-3700-spi";
314 reg = <0x0 0x805a8000 259 reg = <0x0 0x805a8000 0x0 0x50>;
315 #address-cells = <0x1> 260 #address-cells = <0x1>;
316 #size-cells = <0x0>; 261 #size-cells = <0x0>;
317 clocks = <&spi_clock>; 262 clocks = <&spi_clock>;
318 interrupts = <GIC_SPI 263 interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
319 num-cs = <1>; 264 num-cs = <1>;
320 status = "disabled"; 265 status = "disabled";
321 }; 266 };
322 267
323 nand: nand-controller@805b0000 <<
324 compatible = "marvell, <<
325 reg = <0x0 0x805b0000 <<
326 #address-cells = <0x1> <<
327 #size-cells = <0x0>; <<
328 interrupts = <GIC_SPI <<
329 clocks = <&nand_clock> <<
330 status = "disabled"; <<
331 }; <<
332 <<
333 gic: interrupt-controller@8060 268 gic: interrupt-controller@80600000 {
334 compatible = "arm,gic- 269 compatible = "arm,gic-v3";
335 #interrupt-cells = <3> 270 #interrupt-cells = <3>;
336 interrupt-controller; 271 interrupt-controller;
337 reg = <0x0 0x80600000 272 reg = <0x0 0x80600000 0x0 0x10000>, /* GICD */
338 <0x0 0x80660000 273 <0x0 0x80660000 0x0 0x40000>; /* GICR */
339 interrupts = <GIC_PPI 274 interrupts = <GIC_PPI 6 IRQ_TYPE_LEVEL_HIGH>;
340 }; 275 };
341 }; 276 };
342 277
343 clocks { 278 clocks {
344 cnm_clock: cnm-clock { 279 cnm_clock: cnm-clock {
345 compatible = "fixed-cl 280 compatible = "fixed-clock";
346 #clock-cells = <0>; 281 #clock-cells = <0>;
347 clock-frequency = <328 282 clock-frequency = <328000000>;
348 }; 283 };
349 284
350 spi_clock: spi-clock { 285 spi_clock: spi-clock {
351 compatible = "fixed-cl 286 compatible = "fixed-clock";
352 #clock-cells = <0>; 287 #clock-cells = <0>;
353 clock-frequency = <200 288 clock-frequency = <200000000>;
354 }; <<
355 <<
356 nand_clock: nand-clock { <<
357 compatible = "fixed-cl <<
358 #clock-cells = <0>; <<
359 clock-frequency = <400 <<
360 }; <<
361 <<
362 emmc_clock: emmc-clock { <<
363 compatible = "fixed-cl <<
364 #clock-cells = <0>; <<
365 clock-frequency = <400 <<
366 }; 289 };
367 }; 290 };
368 }; 291 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.