1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Device Tree file for CZ.NIC Turris Mox Boar 3 * Device Tree file for CZ.NIC Turris Mox Board
4 * 2019 by Marek Behún <kabel@kernel.org> 4 * 2019 by Marek Behún <kabel@kernel.org>
5 */ 5 */
6 6
7 /dts-v1/; 7 /dts-v1/;
8 8
9 #include <dt-bindings/bus/moxtet.h> 9 #include <dt-bindings/bus/moxtet.h>
10 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/input/input.h>
12 #include "armada-372x.dtsi" 12 #include "armada-372x.dtsi"
13 13
14 / { 14 / {
15 model = "CZ.NIC Turris Mox Board"; 15 model = "CZ.NIC Turris Mox Board";
16 compatible = "cznic,turris-mox", "marv 16 compatible = "cznic,turris-mox", "marvell,armada3720",
17 "marvell,armada3700"; 17 "marvell,armada3700";
18 18
19 aliases { 19 aliases {
20 spi0 = &spi0; 20 spi0 = &spi0;
21 ethernet0 = ð0; 21 ethernet0 = ð0;
22 ethernet1 = ð1; 22 ethernet1 = ð1;
23 mmc0 = &sdhci0; 23 mmc0 = &sdhci0;
24 mmc1 = &sdhci1; 24 mmc1 = &sdhci1;
25 }; 25 };
26 26
27 chosen { 27 chosen {
28 stdout-path = "serial0:115200n 28 stdout-path = "serial0:115200n8";
29 }; 29 };
30 30
31 memory@0 { 31 memory@0 {
32 device_type = "memory"; 32 device_type = "memory";
33 reg = <0x00000000 0x00000000 0 33 reg = <0x00000000 0x00000000 0x00000000 0x20000000>;
34 }; 34 };
35 35
36 leds { 36 leds {
37 compatible = "gpio-leds"; 37 compatible = "gpio-leds";
38 led { 38 led {
39 label = "mox:red:activ 39 label = "mox:red:activity";
40 gpios = <&gpiosb 21 GP 40 gpios = <&gpiosb 21 GPIO_ACTIVE_LOW>;
41 linux,default-trigger 41 linux,default-trigger = "default-on";
42 }; 42 };
43 }; 43 };
44 44
45 gpio-keys { 45 gpio-keys {
46 compatible = "gpio-keys"; 46 compatible = "gpio-keys";
47 47
48 key-reset { 48 key-reset {
49 label = "reset"; 49 label = "reset";
50 linux,code = <KEY_REST 50 linux,code = <KEY_RESTART>;
51 gpios = <&gpiosb 20 GP 51 gpios = <&gpiosb 20 GPIO_ACTIVE_LOW>;
52 debounce-interval = <6 52 debounce-interval = <60>;
53 }; 53 };
54 }; 54 };
55 55
56 exp_usb3_vbus: usb3-vbus { 56 exp_usb3_vbus: usb3-vbus {
57 compatible = "regulator-fixed" 57 compatible = "regulator-fixed";
58 regulator-name = "usb3-vbus"; 58 regulator-name = "usb3-vbus";
59 regulator-min-microvolt = <500 59 regulator-min-microvolt = <5000000>;
60 regulator-max-microvolt = <500 60 regulator-max-microvolt = <5000000>;
61 enable-active-high; 61 enable-active-high;
62 regulator-always-on; 62 regulator-always-on;
63 gpio = <&gpiosb 0 GPIO_ACTIVE_ 63 gpio = <&gpiosb 0 GPIO_ACTIVE_HIGH>;
64 }; 64 };
65 65
66 vsdc_reg: vsdc-reg { 66 vsdc_reg: vsdc-reg {
67 compatible = "regulator-gpio"; 67 compatible = "regulator-gpio";
68 regulator-name = "vsdc"; 68 regulator-name = "vsdc";
69 regulator-min-microvolt = <180 69 regulator-min-microvolt = <1800000>;
70 regulator-max-microvolt = <330 70 regulator-max-microvolt = <3300000>;
71 regulator-boot-on; 71 regulator-boot-on;
72 72
73 gpios = <&gpiosb 23 GPIO_ACTIV 73 gpios = <&gpiosb 23 GPIO_ACTIVE_HIGH>;
74 gpios-states = <0>; 74 gpios-states = <0>;
75 states = <1800000 0x1 75 states = <1800000 0x1
76 3300000 0x0>; 76 3300000 0x0>;
77 enable-active-high; 77 enable-active-high;
78 }; 78 };
79 79
80 vsdio_reg: vsdio-reg { 80 vsdio_reg: vsdio-reg {
81 compatible = "regulator-gpio"; 81 compatible = "regulator-gpio";
82 regulator-name = "vsdio"; 82 regulator-name = "vsdio";
83 regulator-min-microvolt = <180 83 regulator-min-microvolt = <1800000>;
84 regulator-max-microvolt = <330 84 regulator-max-microvolt = <3300000>;
85 regulator-boot-on; 85 regulator-boot-on;
86 86
87 gpios = <&gpiosb 22 GPIO_ACTIV 87 gpios = <&gpiosb 22 GPIO_ACTIVE_HIGH>;
88 gpios-states = <0>; 88 gpios-states = <0>;
89 states = <1800000 0x1 89 states = <1800000 0x1
90 3300000 0x0>; 90 3300000 0x0>;
91 enable-active-high; 91 enable-active-high;
92 }; 92 };
93 93
94 sdhci1_pwrseq: sdhci1-pwrseq { 94 sdhci1_pwrseq: sdhci1-pwrseq {
95 compatible = "mmc-pwrseq-simpl 95 compatible = "mmc-pwrseq-simple";
96 reset-gpios = <&gpionb 19 GPIO 96 reset-gpios = <&gpionb 19 GPIO_ACTIVE_HIGH>;
97 status = "okay"; 97 status = "okay";
98 }; 98 };
99 99
100 sfp: sfp { 100 sfp: sfp {
101 compatible = "sff,sfp"; 101 compatible = "sff,sfp";
102 i2c-bus = <&i2c0>; 102 i2c-bus = <&i2c0>;
103 los-gpios = <&moxtet_sfp 0 GPI 103 los-gpios = <&moxtet_sfp 0 GPIO_ACTIVE_HIGH>;
104 tx-fault-gpios = <&moxtet_sfp 104 tx-fault-gpios = <&moxtet_sfp 1 GPIO_ACTIVE_HIGH>;
105 mod-def0-gpios = <&moxtet_sfp 105 mod-def0-gpios = <&moxtet_sfp 2 GPIO_ACTIVE_LOW>;
106 tx-disable-gpios = <&moxtet_sf 106 tx-disable-gpios = <&moxtet_sfp 4 GPIO_ACTIVE_HIGH>;
107 rate-select0-gpios = <&moxtet_ 107 rate-select0-gpios = <&moxtet_sfp 5 GPIO_ACTIVE_HIGH>;
108 maximum-power-milliwatt = <300 108 maximum-power-milliwatt = <3000>;
109 109
110 /* enabled by U-Boot if SFP mo 110 /* enabled by U-Boot if SFP module is present */
111 status = "disabled"; 111 status = "disabled";
112 }; 112 };
113 113
114 firmware { 114 firmware {
115 armada-3700-rwtm { 115 armada-3700-rwtm {
116 compatible = "marvell, 116 compatible = "marvell,armada-3700-rwtm-firmware", "cznic,turris-mox-rwtm";
117 }; 117 };
118 }; 118 };
119 }; 119 };
120 120
121 &i2c0 { 121 &i2c0 {
122 pinctrl-names = "default"; 122 pinctrl-names = "default";
123 pinctrl-0 = <&i2c1_pins>; 123 pinctrl-0 = <&i2c1_pins>;
124 clock-frequency = <100000>; 124 clock-frequency = <100000>;
125 /delete-property/ mrvl,i2c-fast-mode; 125 /delete-property/ mrvl,i2c-fast-mode;
126 status = "okay"; 126 status = "okay";
127 127
128 /* MCP7940MT-I/MNY RTC */ 128 /* MCP7940MT-I/MNY RTC */
129 rtc@6f { 129 rtc@6f {
130 compatible = "microchip,mcp794 130 compatible = "microchip,mcp7940x";
131 reg = <0x6f>; 131 reg = <0x6f>;
132 interrupt-parent = <&gpiosb>; 132 interrupt-parent = <&gpiosb>;
133 interrupts = <5 IRQ_TYPE_EDGE_ !! 133 interrupts = <5 0>; /* GPIO2_5 */
134 }; 134 };
135 }; 135 };
136 136
137 &pcie0 { 137 &pcie0 {
138 pinctrl-names = "default"; 138 pinctrl-names = "default";
139 pinctrl-0 = <&pcie_reset_pins &pcie_cl 139 pinctrl-0 = <&pcie_reset_pins &pcie_clkreq_pins>;
140 status = "okay"; 140 status = "okay";
141 reset-gpios = <&gpiosb 3 GPIO_ACTIVE_L 141 reset-gpios = <&gpiosb 3 GPIO_ACTIVE_LOW>;
142 slot-power-limit-milliwatt = <10000>; 142 slot-power-limit-milliwatt = <10000>;
143 /* 143 /*
144 * U-Boot port for Turris Mox has a bu 144 * U-Boot port for Turris Mox has a bug which always expects that "ranges" DT property
145 * contains exactly 2 ranges with 3 (c 145 * contains exactly 2 ranges with 3 (child) address cells, 2 (parent) address cells and
146 * 2 size cells and also expects that 146 * 2 size cells and also expects that the second range starts at 16 MB offset. Also it
147 * expects that first range uses same 147 * expects that first range uses same address for PCI (child) and CPU (parent) cells (so
148 * no remapping) and that this address 148 * no remapping) and that this address is the lowest from all specified ranges. If these
149 * conditions are not met then U-Boot 149 * conditions are not met then U-Boot crashes during loading kernel DTB file. PCIe address
150 * space is 128 MB long, so the best s 150 * space is 128 MB long, so the best split between MEM and IO is to use fixed 16 MB window
151 * for IO and the rest 112 MB (64+32+1 151 * for IO and the rest 112 MB (64+32+16) for MEM, despite that maximal IO size is just 64 kB.
152 * This bug is not present in U-Boot p 152 * This bug is not present in U-Boot ports for other Armada 3700 devices and is fixed in
153 * U-Boot version 2021.07. See relevan 153 * U-Boot version 2021.07. See relevant U-Boot commits (the last one contains fix):
154 * https://source.denx.de/u-boot/u-boo 154 * https://source.denx.de/u-boot/u-boot/-/commit/cb2ddb291ee6fcbddd6d8f4ff49089dfe580f5d7
155 * https://source.denx.de/u-boot/u-boo 155 * https://source.denx.de/u-boot/u-boot/-/commit/c64ac3b3185aeb3846297ad7391fc6df8ecd73bf
156 * https://source.denx.de/u-boot/u-boo 156 * https://source.denx.de/u-boot/u-boot/-/commit/4a82fca8e330157081fc132a591ebd99ba02ee33
157 * Bug related to requirement of same 157 * Bug related to requirement of same child and parent addresses for first range is fixed
158 * in U-Boot version 2022.04 by follow 158 * in U-Boot version 2022.04 by following commit:
159 * https://source.denx.de/u-boot/u-boo 159 * https://source.denx.de/u-boot/u-boot/-/commit/1fd54253bca7d43d046bba4853fe5fafd034bc17
160 */ 160 */
161 #address-cells = <3>; 161 #address-cells = <3>;
162 #size-cells = <2>; 162 #size-cells = <2>;
163 ranges = <0x81000000 0 0xe8000000 0 163 ranges = <0x81000000 0 0xe8000000 0 0xe8000000 0 0x01000000 /* Port 0 IO */
164 0x82000000 0 0xe9000000 0 164 0x82000000 0 0xe9000000 0 0xe9000000 0 0x07000000>; /* Port 0 MEM */
165 165
166 /* enabled by U-Boot if PCIe module is 166 /* enabled by U-Boot if PCIe module is present */
167 status = "disabled"; 167 status = "disabled";
168 }; 168 };
169 169
170 &uart0 { 170 &uart0 {
171 status = "okay"; 171 status = "okay";
172 }; 172 };
173 173
174 ð0 { 174 ð0 {
175 pinctrl-names = "default"; 175 pinctrl-names = "default";
176 pinctrl-0 = <&rgmii_pins>; 176 pinctrl-0 = <&rgmii_pins>;
177 phy-mode = "rgmii-id"; 177 phy-mode = "rgmii-id";
178 phy-handle = <&phy1>; 178 phy-handle = <&phy1>;
179 status = "okay"; 179 status = "okay";
180 }; 180 };
181 181
182 ð1 { 182 ð1 {
183 phy-mode = "2500base-x"; 183 phy-mode = "2500base-x";
184 managed = "in-band-status"; 184 managed = "in-band-status";
185 phys = <&comphy0 1>; 185 phys = <&comphy0 1>;
186 }; 186 };
187 187
188 &sdhci0 { 188 &sdhci0 {
189 wp-inverted; 189 wp-inverted;
190 bus-width = <4>; 190 bus-width = <4>;
191 cd-gpios = <&gpionb 10 GPIO_ACTIVE_HIG 191 cd-gpios = <&gpionb 10 GPIO_ACTIVE_HIGH>;
192 vqmmc-supply = <&vsdc_reg>; 192 vqmmc-supply = <&vsdc_reg>;
193 marvell,pad-type = "sd"; 193 marvell,pad-type = "sd";
194 status = "okay"; 194 status = "okay";
195 }; 195 };
196 196
197 &sdhci1 { 197 &sdhci1 {
198 pinctrl-names = "default"; 198 pinctrl-names = "default";
199 pinctrl-0 = <&sdio_pins>; 199 pinctrl-0 = <&sdio_pins>;
200 non-removable; 200 non-removable;
201 bus-width = <4>; 201 bus-width = <4>;
202 marvell,pad-type = "sd"; 202 marvell,pad-type = "sd";
203 vqmmc-supply = <&vsdio_reg>; 203 vqmmc-supply = <&vsdio_reg>;
204 mmc-pwrseq = <&sdhci1_pwrseq>; 204 mmc-pwrseq = <&sdhci1_pwrseq>;
205 /* forbid SDR104 for FCC purposes */ 205 /* forbid SDR104 for FCC purposes */
206 sdhci-caps-mask = <0x2 0x0>; 206 sdhci-caps-mask = <0x2 0x0>;
207 status = "okay"; 207 status = "okay";
208 }; 208 };
209 209
210 &spi0 { 210 &spi0 {
211 status = "okay"; 211 status = "okay";
212 pinctrl-names = "default"; 212 pinctrl-names = "default";
213 pinctrl-0 = <&spi_quad_pins &spi_cs1_p 213 pinctrl-0 = <&spi_quad_pins &spi_cs1_pins>;
214 assigned-clocks = <&nb_periph_clk 7>; 214 assigned-clocks = <&nb_periph_clk 7>;
215 assigned-clock-parents = <&tbg 1>; 215 assigned-clock-parents = <&tbg 1>;
216 assigned-clock-rates = <20000000>; 216 assigned-clock-rates = <20000000>;
217 217
218 flash@0 { 218 flash@0 {
>> 219 #address-cells = <1>;
>> 220 #size-cells = <1>;
219 compatible = "jedec,spi-nor"; 221 compatible = "jedec,spi-nor";
220 reg = <0>; 222 reg = <0>;
221 spi-max-frequency = <20000000> 223 spi-max-frequency = <20000000>;
222 224
223 partitions { 225 partitions {
224 compatible = "fixed-pa 226 compatible = "fixed-partitions";
225 #address-cells = <1>; 227 #address-cells = <1>;
226 #size-cells = <1>; 228 #size-cells = <1>;
227 229
228 partition@0 { 230 partition@0 {
229 label = "secur 231 label = "secure-firmware";
230 reg = <0x0 0x2 232 reg = <0x0 0x20000>;
231 }; 233 };
232 234
233 partition@20000 { 235 partition@20000 {
234 label = "a53-f 236 label = "a53-firmware";
235 reg = <0x20000 237 reg = <0x20000 0x160000>;
236 }; 238 };
237 239
238 partition@180000 { 240 partition@180000 {
239 label = "u-boo 241 label = "u-boot-env";
240 reg = <0x18000 242 reg = <0x180000 0x10000>;
241 }; 243 };
242 244
243 partition@190000 { 245 partition@190000 {
244 label = "Rescu 246 label = "Rescue system";
245 reg = <0x19000 247 reg = <0x190000 0x660000>;
246 }; 248 };
247 249
248 partition@7f0000 { 250 partition@7f0000 {
249 label = "dtb"; 251 label = "dtb";
250 reg = <0x7f000 252 reg = <0x7f0000 0x10000>;
251 }; 253 };
252 }; 254 };
253 }; 255 };
254 256
255 moxtet: moxtet@1 { 257 moxtet: moxtet@1 {
256 #address-cells = <1>; 258 #address-cells = <1>;
257 #size-cells = <0>; 259 #size-cells = <0>;
258 compatible = "cznic,moxtet"; 260 compatible = "cznic,moxtet";
259 reg = <1>; 261 reg = <1>;
260 reset-gpios = <&gpiosb 2 GPIO_ 262 reset-gpios = <&gpiosb 2 GPIO_ACTIVE_LOW>;
261 spi-max-frequency = <10000000> 263 spi-max-frequency = <10000000>;
262 spi-cpol; 264 spi-cpol;
263 spi-cpha; 265 spi-cpha;
264 interrupt-controller; 266 interrupt-controller;
265 #interrupt-cells = <1>; 267 #interrupt-cells = <1>;
266 interrupt-parent = <&gpiosb>; 268 interrupt-parent = <&gpiosb>;
267 interrupts = <5 IRQ_TYPE_EDGE_ 269 interrupts = <5 IRQ_TYPE_EDGE_FALLING>;
268 status = "okay"; 270 status = "okay";
269 271
270 moxtet_sfp: gpio@0 { 272 moxtet_sfp: gpio@0 {
271 compatible = "cznic,mo 273 compatible = "cznic,moxtet-gpio";
272 gpio-controller; 274 gpio-controller;
273 #gpio-cells = <2>; 275 #gpio-cells = <2>;
274 reg = <0>; 276 reg = <0>;
275 status = "disabled"; 277 status = "disabled";
276 }; 278 };
277 }; 279 };
278 }; 280 };
279 281
280 &usb2 { 282 &usb2 {
281 status = "okay"; 283 status = "okay";
282 }; 284 };
283 285
284 &comphy2 { 286 &comphy2 {
285 connector { 287 connector {
286 compatible = "usb-a-connector" 288 compatible = "usb-a-connector";
287 phy-supply = <&exp_usb3_vbus>; 289 phy-supply = <&exp_usb3_vbus>;
288 }; 290 };
289 }; 291 };
290 292
291 &usb3 { 293 &usb3 {
292 status = "okay"; 294 status = "okay";
293 phys = <&comphy2 0>; 295 phys = <&comphy2 0>;
294 }; 296 };
295 297
296 &mdio { 298 &mdio {
297 pinctrl-names = "default"; 299 pinctrl-names = "default";
298 pinctrl-0 = <&smi_pins>; 300 pinctrl-0 = <&smi_pins>;
299 status = "okay"; 301 status = "okay";
300 302
301 phy1: ethernet-phy@1 { 303 phy1: ethernet-phy@1 {
302 reg = <1>; 304 reg = <1>;
303 }; 305 };
304 306
305 /* !! 307 /* switch nodes are enabled by U-Boot if modules are present */
306 * NOTE: switch nodes are enabled by U <<
307 * DO NOT change this node name (switc <<
308 * conventions! Deployed U-Boot binari <<
309 * this node in order to augment the d <<
310 * Also do not touch the "ports" or "p <<
311 */ <<
312 switch0@10 { 308 switch0@10 {
313 compatible = "marvell,turris-m !! 309 compatible = "marvell,mv88e6190";
314 reg = <0x10>; 310 reg = <0x10>;
315 dsa,member = <0 0>; 311 dsa,member = <0 0>;
316 interrupt-parent = <&moxtet>; 312 interrupt-parent = <&moxtet>;
317 interrupts = <MOXTET_IRQ_PERID 313 interrupts = <MOXTET_IRQ_PERIDOT(0)>;
318 status = "disabled"; 314 status = "disabled";
319 315
320 mdio { 316 mdio {
321 #address-cells = <1>; 317 #address-cells = <1>;
322 #size-cells = <0>; 318 #size-cells = <0>;
323 319
324 switch0phy1: ethernet- !! 320 switch0phy1: switch0phy1@1 {
325 reg = <0x1>; 321 reg = <0x1>;
326 }; 322 };
327 323
328 switch0phy2: ethernet- !! 324 switch0phy2: switch0phy2@2 {
329 reg = <0x2>; 325 reg = <0x2>;
330 }; 326 };
331 327
332 switch0phy3: ethernet- !! 328 switch0phy3: switch0phy3@3 {
333 reg = <0x3>; 329 reg = <0x3>;
334 }; 330 };
335 331
336 switch0phy4: ethernet- !! 332 switch0phy4: switch0phy4@4 {
337 reg = <0x4>; 333 reg = <0x4>;
338 }; 334 };
339 335
340 switch0phy5: ethernet- !! 336 switch0phy5: switch0phy5@5 {
341 reg = <0x5>; 337 reg = <0x5>;
342 }; 338 };
343 339
344 switch0phy6: ethernet- !! 340 switch0phy6: switch0phy6@6 {
345 reg = <0x6>; 341 reg = <0x6>;
346 }; 342 };
347 343
348 switch0phy7: ethernet- !! 344 switch0phy7: switch0phy7@7 {
349 reg = <0x7>; 345 reg = <0x7>;
350 }; 346 };
351 347
352 switch0phy8: ethernet- !! 348 switch0phy8: switch0phy8@8 {
353 reg = <0x8>; 349 reg = <0x8>;
354 }; 350 };
355 }; 351 };
356 352
357 ports { 353 ports {
358 #address-cells = <1>; 354 #address-cells = <1>;
359 #size-cells = <0>; 355 #size-cells = <0>;
360 356
361 port@1 { 357 port@1 {
362 reg = <0x1>; 358 reg = <0x1>;
363 label = "lan1" 359 label = "lan1";
364 phy-handle = < 360 phy-handle = <&switch0phy1>;
365 }; 361 };
366 362
367 port@2 { 363 port@2 {
368 reg = <0x2>; 364 reg = <0x2>;
369 label = "lan2" 365 label = "lan2";
370 phy-handle = < 366 phy-handle = <&switch0phy2>;
371 }; 367 };
372 368
373 port@3 { 369 port@3 {
374 reg = <0x3>; 370 reg = <0x3>;
375 label = "lan3" 371 label = "lan3";
376 phy-handle = < 372 phy-handle = <&switch0phy3>;
377 }; 373 };
378 374
379 port@4 { 375 port@4 {
380 reg = <0x4>; 376 reg = <0x4>;
381 label = "lan4" 377 label = "lan4";
382 phy-handle = < 378 phy-handle = <&switch0phy4>;
383 }; 379 };
384 380
385 port@5 { 381 port@5 {
386 reg = <0x5>; 382 reg = <0x5>;
387 label = "lan5" 383 label = "lan5";
388 phy-handle = < 384 phy-handle = <&switch0phy5>;
389 }; 385 };
390 386
391 port@6 { 387 port@6 {
392 reg = <0x6>; 388 reg = <0x6>;
393 label = "lan6" 389 label = "lan6";
394 phy-handle = < 390 phy-handle = <&switch0phy6>;
395 }; 391 };
396 392
397 port@7 { 393 port@7 {
398 reg = <0x7>; 394 reg = <0x7>;
399 label = "lan7" 395 label = "lan7";
400 phy-handle = < 396 phy-handle = <&switch0phy7>;
401 }; 397 };
402 398
403 port@8 { 399 port@8 {
404 reg = <0x8>; 400 reg = <0x8>;
405 label = "lan8" 401 label = "lan8";
406 phy-handle = < 402 phy-handle = <&switch0phy8>;
407 }; 403 };
408 404
409 port@9 { 405 port@9 {
410 reg = <0x9>; 406 reg = <0x9>;
411 label = "cpu"; 407 label = "cpu";
412 ethernet = <&e 408 ethernet = <ð1>;
413 phy-mode = "25 409 phy-mode = "2500base-x";
414 managed = "in- 410 managed = "in-band-status";
415 }; 411 };
416 412
417 switch0port10: port@a 413 switch0port10: port@a {
418 reg = <0xa>; 414 reg = <0xa>;
419 label = "dsa"; 415 label = "dsa";
420 phy-mode = "25 416 phy-mode = "2500base-x";
421 managed = "in- 417 managed = "in-band-status";
422 link = <&switc 418 link = <&switch1port9 &switch2port9>;
423 status = "disa 419 status = "disabled";
424 }; 420 };
425 421
426 port-sfp@a { 422 port-sfp@a {
427 reg = <0xa>; 423 reg = <0xa>;
428 label = "sfp"; 424 label = "sfp";
429 sfp = <&sfp>; 425 sfp = <&sfp>;
430 phy-mode = "sg 426 phy-mode = "sgmii";
431 managed = "in- 427 managed = "in-band-status";
432 status = "disa 428 status = "disabled";
433 }; 429 };
434 }; 430 };
435 }; 431 };
436 432
437 /* NOTE: this node name is ABI, don't <<
438 switch0@2 { 433 switch0@2 {
439 compatible = "marvell,turris-m !! 434 compatible = "marvell,mv88e6085";
440 reg = <0x2>; 435 reg = <0x2>;
441 dsa,member = <0 0>; 436 dsa,member = <0 0>;
442 interrupt-parent = <&moxtet>; 437 interrupt-parent = <&moxtet>;
443 interrupts = <MOXTET_IRQ_TOPAZ 438 interrupts = <MOXTET_IRQ_TOPAZ>;
444 status = "disabled"; 439 status = "disabled";
445 440
446 mdio { 441 mdio {
447 #address-cells = <1>; 442 #address-cells = <1>;
448 #size-cells = <0>; 443 #size-cells = <0>;
449 444
450 switch0phy1_topaz: eth !! 445 switch0phy1_topaz: switch0phy1@11 {
451 reg = <0x11>; 446 reg = <0x11>;
452 }; 447 };
453 448
454 switch0phy2_topaz: eth !! 449 switch0phy2_topaz: switch0phy2@12 {
455 reg = <0x12>; 450 reg = <0x12>;
456 }; 451 };
457 452
458 switch0phy3_topaz: eth !! 453 switch0phy3_topaz: switch0phy3@13 {
459 reg = <0x13>; 454 reg = <0x13>;
460 }; 455 };
461 456
462 switch0phy4_topaz: eth !! 457 switch0phy4_topaz: switch0phy4@14 {
463 reg = <0x14>; 458 reg = <0x14>;
464 }; 459 };
465 }; 460 };
466 461
467 ports { 462 ports {
468 #address-cells = <1>; 463 #address-cells = <1>;
469 #size-cells = <0>; 464 #size-cells = <0>;
470 465
471 port@1 { 466 port@1 {
472 reg = <0x1>; 467 reg = <0x1>;
473 label = "lan1" 468 label = "lan1";
474 phy-handle = < 469 phy-handle = <&switch0phy1_topaz>;
475 }; 470 };
476 471
477 port@2 { 472 port@2 {
478 reg = <0x2>; 473 reg = <0x2>;
479 label = "lan2" 474 label = "lan2";
480 phy-handle = < 475 phy-handle = <&switch0phy2_topaz>;
481 }; 476 };
482 477
483 port@3 { 478 port@3 {
484 reg = <0x3>; 479 reg = <0x3>;
485 label = "lan3" 480 label = "lan3";
486 phy-handle = < 481 phy-handle = <&switch0phy3_topaz>;
487 }; 482 };
488 483
489 port@4 { 484 port@4 {
490 reg = <0x4>; 485 reg = <0x4>;
491 label = "lan4" 486 label = "lan4";
492 phy-handle = < 487 phy-handle = <&switch0phy4_topaz>;
493 }; 488 };
494 489
495 port@5 { 490 port@5 {
496 reg = <0x5>; 491 reg = <0x5>;
497 label = "cpu"; 492 label = "cpu";
498 phy-mode = "25 493 phy-mode = "2500base-x";
499 managed = "in- 494 managed = "in-band-status";
500 ethernet = <&e 495 ethernet = <ð1>;
501 }; 496 };
502 }; 497 };
503 }; 498 };
504 499
505 /* NOTE: this node name is ABI, don't <<
506 switch1@11 { 500 switch1@11 {
507 compatible = "marvell,turris-m !! 501 compatible = "marvell,mv88e6190";
508 reg = <0x11>; 502 reg = <0x11>;
509 dsa,member = <0 1>; 503 dsa,member = <0 1>;
510 interrupt-parent = <&moxtet>; 504 interrupt-parent = <&moxtet>;
511 interrupts = <MOXTET_IRQ_PERID 505 interrupts = <MOXTET_IRQ_PERIDOT(1)>;
512 status = "disabled"; 506 status = "disabled";
513 507
514 mdio { 508 mdio {
515 #address-cells = <1>; 509 #address-cells = <1>;
516 #size-cells = <0>; 510 #size-cells = <0>;
517 511
518 switch1phy1: ethernet- !! 512 switch1phy1: switch1phy1@1 {
519 reg = <0x1>; 513 reg = <0x1>;
520 }; 514 };
521 515
522 switch1phy2: ethernet- !! 516 switch1phy2: switch1phy2@2 {
523 reg = <0x2>; 517 reg = <0x2>;
524 }; 518 };
525 519
526 switch1phy3: ethernet- !! 520 switch1phy3: switch1phy3@3 {
527 reg = <0x3>; 521 reg = <0x3>;
528 }; 522 };
529 523
530 switch1phy4: ethernet- !! 524 switch1phy4: switch1phy4@4 {
531 reg = <0x4>; 525 reg = <0x4>;
532 }; 526 };
533 527
534 switch1phy5: ethernet- !! 528 switch1phy5: switch1phy5@5 {
535 reg = <0x5>; 529 reg = <0x5>;
536 }; 530 };
537 531
538 switch1phy6: ethernet- !! 532 switch1phy6: switch1phy6@6 {
539 reg = <0x6>; 533 reg = <0x6>;
540 }; 534 };
541 535
542 switch1phy7: ethernet- !! 536 switch1phy7: switch1phy7@7 {
543 reg = <0x7>; 537 reg = <0x7>;
544 }; 538 };
545 539
546 switch1phy8: ethernet- !! 540 switch1phy8: switch1phy8@8 {
547 reg = <0x8>; 541 reg = <0x8>;
548 }; 542 };
549 }; 543 };
550 544
551 ports { 545 ports {
552 #address-cells = <1>; 546 #address-cells = <1>;
553 #size-cells = <0>; 547 #size-cells = <0>;
554 548
555 port@1 { 549 port@1 {
556 reg = <0x1>; 550 reg = <0x1>;
557 label = "lan9" 551 label = "lan9";
558 phy-handle = < 552 phy-handle = <&switch1phy1>;
559 }; 553 };
560 554
561 port@2 { 555 port@2 {
562 reg = <0x2>; 556 reg = <0x2>;
563 label = "lan10 557 label = "lan10";
564 phy-handle = < 558 phy-handle = <&switch1phy2>;
565 }; 559 };
566 560
567 port@3 { 561 port@3 {
568 reg = <0x3>; 562 reg = <0x3>;
569 label = "lan11 563 label = "lan11";
570 phy-handle = < 564 phy-handle = <&switch1phy3>;
571 }; 565 };
572 566
573 port@4 { 567 port@4 {
574 reg = <0x4>; 568 reg = <0x4>;
575 label = "lan12 569 label = "lan12";
576 phy-handle = < 570 phy-handle = <&switch1phy4>;
577 }; 571 };
578 572
579 port@5 { 573 port@5 {
580 reg = <0x5>; 574 reg = <0x5>;
581 label = "lan13 575 label = "lan13";
582 phy-handle = < 576 phy-handle = <&switch1phy5>;
583 }; 577 };
584 578
585 port@6 { 579 port@6 {
586 reg = <0x6>; 580 reg = <0x6>;
587 label = "lan14 581 label = "lan14";
588 phy-handle = < 582 phy-handle = <&switch1phy6>;
589 }; 583 };
590 584
591 port@7 { 585 port@7 {
592 reg = <0x7>; 586 reg = <0x7>;
593 label = "lan15 587 label = "lan15";
594 phy-handle = < 588 phy-handle = <&switch1phy7>;
595 }; 589 };
596 590
597 port@8 { 591 port@8 {
598 reg = <0x8>; 592 reg = <0x8>;
599 label = "lan16 593 label = "lan16";
600 phy-handle = < 594 phy-handle = <&switch1phy8>;
601 }; 595 };
602 596
603 switch1port9: port@9 { 597 switch1port9: port@9 {
604 reg = <0x9>; 598 reg = <0x9>;
605 label = "dsa"; 599 label = "dsa";
606 phy-mode = "25 600 phy-mode = "2500base-x";
607 managed = "in- 601 managed = "in-band-status";
608 link = <&switc 602 link = <&switch0port10>;
609 }; 603 };
610 604
611 switch1port10: port@a 605 switch1port10: port@a {
612 reg = <0xa>; 606 reg = <0xa>;
613 label = "dsa"; 607 label = "dsa";
614 phy-mode = "25 608 phy-mode = "2500base-x";
615 managed = "in- 609 managed = "in-band-status";
616 link = <&switc 610 link = <&switch2port9>;
617 status = "disa 611 status = "disabled";
618 }; 612 };
619 613
620 port-sfp@a { 614 port-sfp@a {
621 reg = <0xa>; 615 reg = <0xa>;
622 label = "sfp"; 616 label = "sfp";
623 sfp = <&sfp>; 617 sfp = <&sfp>;
624 phy-mode = "sg 618 phy-mode = "sgmii";
625 managed = "in- 619 managed = "in-band-status";
626 status = "disa 620 status = "disabled";
627 }; 621 };
628 }; 622 };
629 }; 623 };
630 624
631 /* NOTE: this node name is ABI, don't <<
632 switch1@2 { 625 switch1@2 {
633 compatible = "marvell,turris-m !! 626 compatible = "marvell,mv88e6085";
634 reg = <0x2>; 627 reg = <0x2>;
635 dsa,member = <0 1>; 628 dsa,member = <0 1>;
636 interrupt-parent = <&moxtet>; 629 interrupt-parent = <&moxtet>;
637 interrupts = <MOXTET_IRQ_TOPAZ 630 interrupts = <MOXTET_IRQ_TOPAZ>;
638 status = "disabled"; 631 status = "disabled";
639 632
640 mdio { 633 mdio {
641 #address-cells = <1>; 634 #address-cells = <1>;
642 #size-cells = <0>; 635 #size-cells = <0>;
643 636
644 switch1phy1_topaz: eth !! 637 switch1phy1_topaz: switch1phy1@11 {
645 reg = <0x11>; 638 reg = <0x11>;
646 }; 639 };
647 640
648 switch1phy2_topaz: eth !! 641 switch1phy2_topaz: switch1phy2@12 {
649 reg = <0x12>; 642 reg = <0x12>;
650 }; 643 };
651 644
652 switch1phy3_topaz: eth !! 645 switch1phy3_topaz: switch1phy3@13 {
653 reg = <0x13>; 646 reg = <0x13>;
654 }; 647 };
655 648
656 switch1phy4_topaz: eth !! 649 switch1phy4_topaz: switch1phy4@14 {
657 reg = <0x14>; 650 reg = <0x14>;
658 }; 651 };
659 }; 652 };
660 653
661 ports { 654 ports {
662 #address-cells = <1>; 655 #address-cells = <1>;
663 #size-cells = <0>; 656 #size-cells = <0>;
664 657
665 port@1 { 658 port@1 {
666 reg = <0x1>; 659 reg = <0x1>;
667 label = "lan9" 660 label = "lan9";
668 phy-handle = < 661 phy-handle = <&switch1phy1_topaz>;
669 }; 662 };
670 663
671 port@2 { 664 port@2 {
672 reg = <0x2>; 665 reg = <0x2>;
673 label = "lan10 666 label = "lan10";
674 phy-handle = < 667 phy-handle = <&switch1phy2_topaz>;
675 }; 668 };
676 669
677 port@3 { 670 port@3 {
678 reg = <0x3>; 671 reg = <0x3>;
679 label = "lan11 672 label = "lan11";
680 phy-handle = < 673 phy-handle = <&switch1phy3_topaz>;
681 }; 674 };
682 675
683 port@4 { 676 port@4 {
684 reg = <0x4>; 677 reg = <0x4>;
685 label = "lan12 678 label = "lan12";
686 phy-handle = < 679 phy-handle = <&switch1phy4_topaz>;
687 }; 680 };
688 681
689 port@5 { 682 port@5 {
690 reg = <0x5>; 683 reg = <0x5>;
691 label = "dsa"; 684 label = "dsa";
692 phy-mode = "25 685 phy-mode = "2500base-x";
693 managed = "in- 686 managed = "in-band-status";
694 link = <&switc 687 link = <&switch0port10>;
695 }; 688 };
696 }; 689 };
697 }; 690 };
698 691
699 /* NOTE: this node name is ABI, don't <<
700 switch2@12 { 692 switch2@12 {
701 compatible = "marvell,turris-m !! 693 compatible = "marvell,mv88e6190";
702 reg = <0x12>; 694 reg = <0x12>;
703 dsa,member = <0 2>; 695 dsa,member = <0 2>;
704 interrupt-parent = <&moxtet>; 696 interrupt-parent = <&moxtet>;
705 interrupts = <MOXTET_IRQ_PERID 697 interrupts = <MOXTET_IRQ_PERIDOT(2)>;
706 status = "disabled"; 698 status = "disabled";
707 699
708 mdio { 700 mdio {
709 #address-cells = <1>; 701 #address-cells = <1>;
710 #size-cells = <0>; 702 #size-cells = <0>;
711 703
712 switch2phy1: ethernet- !! 704 switch2phy1: switch2phy1@1 {
713 reg = <0x1>; 705 reg = <0x1>;
714 }; 706 };
715 707
716 switch2phy2: ethernet- !! 708 switch2phy2: switch2phy2@2 {
717 reg = <0x2>; 709 reg = <0x2>;
718 }; 710 };
719 711
720 switch2phy3: ethernet- !! 712 switch2phy3: switch2phy3@3 {
721 reg = <0x3>; 713 reg = <0x3>;
722 }; 714 };
723 715
724 switch2phy4: ethernet- !! 716 switch2phy4: switch2phy4@4 {
725 reg = <0x4>; 717 reg = <0x4>;
726 }; 718 };
727 719
728 switch2phy5: ethernet- !! 720 switch2phy5: switch2phy5@5 {
729 reg = <0x5>; 721 reg = <0x5>;
730 }; 722 };
731 723
732 switch2phy6: ethernet- !! 724 switch2phy6: switch2phy6@6 {
733 reg = <0x6>; 725 reg = <0x6>;
734 }; 726 };
735 727
736 switch2phy7: ethernet- !! 728 switch2phy7: switch2phy7@7 {
737 reg = <0x7>; 729 reg = <0x7>;
738 }; 730 };
739 731
740 switch2phy8: ethernet- !! 732 switch2phy8: switch2phy8@8 {
741 reg = <0x8>; 733 reg = <0x8>;
742 }; 734 };
743 }; 735 };
744 736
745 ports { 737 ports {
746 #address-cells = <1>; 738 #address-cells = <1>;
747 #size-cells = <0>; 739 #size-cells = <0>;
748 740
749 port@1 { 741 port@1 {
750 reg = <0x1>; 742 reg = <0x1>;
751 label = "lan17 743 label = "lan17";
752 phy-handle = < 744 phy-handle = <&switch2phy1>;
753 }; 745 };
754 746
755 port@2 { 747 port@2 {
756 reg = <0x2>; 748 reg = <0x2>;
757 label = "lan18 749 label = "lan18";
758 phy-handle = < 750 phy-handle = <&switch2phy2>;
759 }; 751 };
760 752
761 port@3 { 753 port@3 {
762 reg = <0x3>; 754 reg = <0x3>;
763 label = "lan19 755 label = "lan19";
764 phy-handle = < 756 phy-handle = <&switch2phy3>;
765 }; 757 };
766 758
767 port@4 { 759 port@4 {
768 reg = <0x4>; 760 reg = <0x4>;
769 label = "lan20 761 label = "lan20";
770 phy-handle = < 762 phy-handle = <&switch2phy4>;
771 }; 763 };
772 764
773 port@5 { 765 port@5 {
774 reg = <0x5>; 766 reg = <0x5>;
775 label = "lan21 767 label = "lan21";
776 phy-handle = < 768 phy-handle = <&switch2phy5>;
777 }; 769 };
778 770
779 port@6 { 771 port@6 {
780 reg = <0x6>; 772 reg = <0x6>;
781 label = "lan22 773 label = "lan22";
782 phy-handle = < 774 phy-handle = <&switch2phy6>;
783 }; 775 };
784 776
785 port@7 { 777 port@7 {
786 reg = <0x7>; 778 reg = <0x7>;
787 label = "lan23 779 label = "lan23";
788 phy-handle = < 780 phy-handle = <&switch2phy7>;
789 }; 781 };
790 782
791 port@8 { 783 port@8 {
792 reg = <0x8>; 784 reg = <0x8>;
793 label = "lan24 785 label = "lan24";
794 phy-handle = < 786 phy-handle = <&switch2phy8>;
795 }; 787 };
796 788
797 switch2port9: port@9 { 789 switch2port9: port@9 {
798 reg = <0x9>; 790 reg = <0x9>;
799 label = "dsa"; 791 label = "dsa";
800 phy-mode = "25 792 phy-mode = "2500base-x";
801 managed = "in- 793 managed = "in-band-status";
802 link = <&switc 794 link = <&switch1port10 &switch0port10>;
803 }; 795 };
804 796
805 port-sfp@a { 797 port-sfp@a {
806 reg = <0xa>; 798 reg = <0xa>;
807 label = "sfp"; 799 label = "sfp";
808 sfp = <&sfp>; 800 sfp = <&sfp>;
809 phy-mode = "sg 801 phy-mode = "sgmii";
810 managed = "in- 802 managed = "in-band-status";
811 status = "disa 803 status = "disabled";
812 }; 804 };
813 }; 805 };
814 }; 806 };
815 807
816 /* NOTE: this node name is ABI, don't <<
817 switch2@2 { 808 switch2@2 {
818 compatible = "marvell,turris-m !! 809 compatible = "marvell,mv88e6085";
819 reg = <0x2>; 810 reg = <0x2>;
820 dsa,member = <0 2>; 811 dsa,member = <0 2>;
821 interrupt-parent = <&moxtet>; 812 interrupt-parent = <&moxtet>;
822 interrupts = <MOXTET_IRQ_TOPAZ 813 interrupts = <MOXTET_IRQ_TOPAZ>;
823 status = "disabled"; 814 status = "disabled";
824 815
825 mdio { 816 mdio {
826 #address-cells = <1>; 817 #address-cells = <1>;
827 #size-cells = <0>; 818 #size-cells = <0>;
828 819
829 switch2phy1_topaz: eth !! 820 switch2phy1_topaz: switch2phy1@11 {
830 reg = <0x11>; 821 reg = <0x11>;
831 }; 822 };
832 823
833 switch2phy2_topaz: eth !! 824 switch2phy2_topaz: switch2phy2@12 {
834 reg = <0x12>; 825 reg = <0x12>;
835 }; 826 };
836 827
837 switch2phy3_topaz: eth !! 828 switch2phy3_topaz: switch2phy3@13 {
838 reg = <0x13>; 829 reg = <0x13>;
839 }; 830 };
840 831
841 switch2phy4_topaz: eth !! 832 switch2phy4_topaz: switch2phy4@14 {
842 reg = <0x14>; 833 reg = <0x14>;
843 }; 834 };
844 }; 835 };
845 836
846 ports { 837 ports {
847 #address-cells = <1>; 838 #address-cells = <1>;
848 #size-cells = <0>; 839 #size-cells = <0>;
849 840
850 port@1 { 841 port@1 {
851 reg = <0x1>; 842 reg = <0x1>;
852 label = "lan17 843 label = "lan17";
853 phy-handle = < 844 phy-handle = <&switch2phy1_topaz>;
854 }; 845 };
855 846
856 port@2 { 847 port@2 {
857 reg = <0x2>; 848 reg = <0x2>;
858 label = "lan18 849 label = "lan18";
859 phy-handle = < 850 phy-handle = <&switch2phy2_topaz>;
860 }; 851 };
861 852
862 port@3 { 853 port@3 {
863 reg = <0x3>; 854 reg = <0x3>;
864 label = "lan19 855 label = "lan19";
865 phy-handle = < 856 phy-handle = <&switch2phy3_topaz>;
866 }; 857 };
867 858
868 port@4 { 859 port@4 {
869 reg = <0x4>; 860 reg = <0x4>;
870 label = "lan20 861 label = "lan20";
871 phy-handle = < 862 phy-handle = <&switch2phy4_topaz>;
872 }; 863 };
873 864
874 port@5 { 865 port@5 {
875 reg = <0x5>; 866 reg = <0x5>;
876 label = "dsa"; 867 label = "dsa";
877 phy-mode = "25 868 phy-mode = "2500base-x";
878 managed = "in- 869 managed = "in-band-status";
879 link = <&switc 870 link = <&switch1port10 &switch0port10>;
880 }; 871 };
881 }; 872 };
882 }; 873 };
883 }; 874 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.