1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /* 2 /*
3 * Copyright (C) 2016 Marvell Technology Group 3 * Copyright (C) 2016 Marvell Technology Group Ltd.
4 * 4 *
5 * Device Tree file for Marvell Armada 8040 De 5 * Device Tree file for Marvell Armada 8040 Development board platform
6 */ 6 */
7 7
8 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/gpio/gpio.h>
9 #include "armada-8040.dtsi" 9 #include "armada-8040.dtsi"
10 10
11 / { 11 / {
12 model = "Marvell Armada 8040 DB board" 12 model = "Marvell Armada 8040 DB board";
13 compatible = "marvell,armada8040-db", 13 compatible = "marvell,armada8040-db", "marvell,armada8040",
14 "marvell,armada-ap806-qua 14 "marvell,armada-ap806-quad", "marvell,armada-ap806";
15 15
16 chosen { 16 chosen {
17 stdout-path = "serial0:115200n 17 stdout-path = "serial0:115200n8";
18 }; 18 };
19 19
20 memory@0 { 20 memory@0 {
21 device_type = "memory"; 21 device_type = "memory";
22 reg = <0x0 0x0 0x0 0x80000000> 22 reg = <0x0 0x0 0x0 0x80000000>;
23 }; 23 };
24 24
25 aliases { 25 aliases {
26 ethernet0 = &cp0_eth0; 26 ethernet0 = &cp0_eth0;
27 ethernet1 = &cp0_eth2; 27 ethernet1 = &cp0_eth2;
28 ethernet2 = &cp1_eth0; 28 ethernet2 = &cp1_eth0;
29 ethernet3 = &cp1_eth1; 29 ethernet3 = &cp1_eth1;
30 i2c1 = &cp0_i2c0; 30 i2c1 = &cp0_i2c0;
31 i2c2 = &cp1_i2c0; 31 i2c2 = &cp1_i2c0;
32 }; 32 };
33 33
34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus { 34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
35 compatible = "regulator-fixed" 35 compatible = "regulator-fixed";
36 regulator-name = "cp0-usb3h0-v 36 regulator-name = "cp0-usb3h0-vbus";
37 regulator-min-microvolt = <500 37 regulator-min-microvolt = <5000000>;
38 regulator-max-microvolt = <500 38 regulator-max-microvolt = <5000000>;
39 enable-active-high; 39 enable-active-high;
40 gpio = <&expander0 0 GPIO_ACTI 40 gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
41 }; 41 };
42 42
43 cp0_reg_usb3_1_vbus: cp0-usb3-1-vbus { 43 cp0_reg_usb3_1_vbus: cp0-usb3-1-vbus {
44 compatible = "regulator-fixed" 44 compatible = "regulator-fixed";
45 regulator-name = "cp0-usb3h1-v 45 regulator-name = "cp0-usb3h1-vbus";
46 regulator-min-microvolt = <500 46 regulator-min-microvolt = <5000000>;
47 regulator-max-microvolt = <500 47 regulator-max-microvolt = <5000000>;
48 enable-active-high; 48 enable-active-high;
49 gpio = <&expander0 1 GPIO_ACTI 49 gpio = <&expander0 1 GPIO_ACTIVE_HIGH>;
50 }; 50 };
51 51
52 cp0_usb3_0_phy: cp0-usb3-0-phy { 52 cp0_usb3_0_phy: cp0-usb3-0-phy {
53 compatible = "usb-nop-xceiv"; 53 compatible = "usb-nop-xceiv";
54 vcc-supply = <&cp0_reg_usb3_0_ 54 vcc-supply = <&cp0_reg_usb3_0_vbus>;
55 }; 55 };
56 56
57 cp1_reg_usb3_0_vbus: cp1-usb3-0-vbus { 57 cp1_reg_usb3_0_vbus: cp1-usb3-0-vbus {
58 compatible = "regulator-fixed" 58 compatible = "regulator-fixed";
59 regulator-name = "cp1-usb3h0-v 59 regulator-name = "cp1-usb3h0-vbus";
60 regulator-min-microvolt = <500 60 regulator-min-microvolt = <5000000>;
61 regulator-max-microvolt = <500 61 regulator-max-microvolt = <5000000>;
62 enable-active-high; 62 enable-active-high;
63 gpio = <&expander1 0 GPIO_ACTI 63 gpio = <&expander1 0 GPIO_ACTIVE_HIGH>;
64 }; 64 };
65 65
66 cp1_usb3_0_phy: cp1-usb3-0-phy { 66 cp1_usb3_0_phy: cp1-usb3-0-phy {
67 compatible = "usb-nop-xceiv"; 67 compatible = "usb-nop-xceiv";
68 vcc-supply = <&cp1_reg_usb3_0_ 68 vcc-supply = <&cp1_reg_usb3_0_vbus>;
69 }; 69 };
70 }; 70 };
71 71
72 &spi0 { 72 &spi0 {
73 status = "okay"; 73 status = "okay";
74 74
75 flash@0 { !! 75 spi-flash@0 {
76 compatible = "jedec,spi-nor"; 76 compatible = "jedec,spi-nor";
77 reg = <0>; 77 reg = <0>;
78 spi-max-frequency = <10000000> 78 spi-max-frequency = <10000000>;
79 79
80 partitions { 80 partitions {
81 compatible = "fixed-pa 81 compatible = "fixed-partitions";
82 #address-cells = <1>; 82 #address-cells = <1>;
83 #size-cells = <1>; 83 #size-cells = <1>;
84 84
85 partition@0 { 85 partition@0 {
86 label = "U-Boo 86 label = "U-Boot";
87 reg = <0 0x200 87 reg = <0 0x200000>;
88 }; 88 };
89 partition@400000 { 89 partition@400000 {
90 label = "Files 90 label = "Filesystem";
91 reg = <0x20000 91 reg = <0x200000 0xce0000>;
92 }; 92 };
93 }; 93 };
94 }; 94 };
95 }; 95 };
96 96
97 /* Accessible over the mini-USB CON9 connector 97 /* Accessible over the mini-USB CON9 connector on the main board */
98 &uart0 { 98 &uart0 {
99 status = "okay"; 99 status = "okay";
100 pinctrl-0 = <&uart0_pins>; 100 pinctrl-0 = <&uart0_pins>;
101 pinctrl-names = "default"; 101 pinctrl-names = "default";
102 }; 102 };
103 103
104 /* CON6 on CP0 expansion */ 104 /* CON6 on CP0 expansion */
105 &cp0_pcie0 { 105 &cp0_pcie0 {
106 phys = <&cp0_comphy0 0>; 106 phys = <&cp0_comphy0 0>;
107 phy-names = "cp0-pcie0-x1-phy"; 107 phy-names = "cp0-pcie0-x1-phy";
108 status = "okay"; 108 status = "okay";
109 }; 109 };
110 110
111 /* CON5 on CP0 expansion */ 111 /* CON5 on CP0 expansion */
112 &cp0_pcie2 { 112 &cp0_pcie2 {
113 phys = <&cp0_comphy5 2>; 113 phys = <&cp0_comphy5 2>;
114 phy-names = "cp0-pcie2-x1-phy"; 114 phy-names = "cp0-pcie2-x1-phy";
115 status = "okay"; 115 status = "okay";
116 }; 116 };
117 117
118 &cp0_i2c0 { 118 &cp0_i2c0 {
119 status = "okay"; 119 status = "okay";
120 clock-frequency = <100000>; 120 clock-frequency = <100000>;
121 121
122 /* U31 */ 122 /* U31 */
123 expander0: pca9555@21 { 123 expander0: pca9555@21 {
124 compatible = "nxp,pca9555"; 124 compatible = "nxp,pca9555";
125 pinctrl-names = "default"; 125 pinctrl-names = "default";
126 gpio-controller; 126 gpio-controller;
127 #gpio-cells = <2>; 127 #gpio-cells = <2>;
128 reg = <0x21>; 128 reg = <0x21>;
129 }; 129 };
130 130
131 /* U25 */ 131 /* U25 */
132 expander1: pca9555@25 { 132 expander1: pca9555@25 {
133 compatible = "nxp,pca9555"; 133 compatible = "nxp,pca9555";
134 pinctrl-names = "default"; 134 pinctrl-names = "default";
135 gpio-controller; 135 gpio-controller;
136 #gpio-cells = <2>; 136 #gpio-cells = <2>;
137 reg = <0x25>; 137 reg = <0x25>;
138 }; 138 };
139 139
140 }; 140 };
141 141
142 /* CON4 on CP0 expansion */ 142 /* CON4 on CP0 expansion */
143 &cp0_sata0 { 143 &cp0_sata0 {
144 status = "okay"; 144 status = "okay";
145 145
146 sata-port@0 { 146 sata-port@0 {
147 phys = <&cp0_comphy1 0>; 147 phys = <&cp0_comphy1 0>;
148 phy-names = "cp0-sata0-0-phy"; 148 phy-names = "cp0-sata0-0-phy";
149 }; 149 };
150 sata-port@1 { 150 sata-port@1 {
151 phys = <&cp0_comphy3 1>; 151 phys = <&cp0_comphy3 1>;
152 phy-names = "cp0-sata0-1-phy"; 152 phy-names = "cp0-sata0-1-phy";
153 }; 153 };
154 }; 154 };
155 155
156 /* CON9 on CP0 expansion */ 156 /* CON9 on CP0 expansion */
157 &cp0_utmi { <<
158 status = "okay"; <<
159 }; <<
160 <<
161 &cp0_usb3_0 { 157 &cp0_usb3_0 {
162 usb-phy = <&cp0_usb3_0_phy>; 158 usb-phy = <&cp0_usb3_0_phy>;
163 phys = <&cp0_utmi0>; <<
164 phy-names = "utmi"; <<
165 dr_mode = "host"; <<
166 status = "okay"; 159 status = "okay";
167 }; 160 };
168 161
169 &cp0_comphy4 { 162 &cp0_comphy4 {
170 cp0_usbh1_con: connector { 163 cp0_usbh1_con: connector {
171 compatible = "usb-a-connector" 164 compatible = "usb-a-connector";
172 phy-supply = <&cp0_reg_usb3_1_ 165 phy-supply = <&cp0_reg_usb3_1_vbus>;
173 }; 166 };
174 }; 167 };
175 168
176 /* CON10 on CP0 expansion */ 169 /* CON10 on CP0 expansion */
177 &cp0_usb3_1 { 170 &cp0_usb3_1 {
178 phys = <&cp0_comphy4 1>, <&cp0_utmi1>; !! 171 phys = <&cp0_comphy4 1>;
179 phy-names = "usb", "utmi"; !! 172 phy-names = "cp0-usb3h1-comphy";
180 dr_mode = "host"; <<
181 status = "okay"; 173 status = "okay";
182 }; 174 };
183 175
184 &cp0_mdio { 176 &cp0_mdio {
185 status = "okay"; 177 status = "okay";
186 178
187 phy1: ethernet-phy@1 { 179 phy1: ethernet-phy@1 {
188 reg = <1>; 180 reg = <1>;
189 }; 181 };
190 }; 182 };
191 183
192 &cp0_ethernet { 184 &cp0_ethernet {
193 status = "okay"; 185 status = "okay";
194 }; 186 };
195 187
196 &cp0_eth0 { 188 &cp0_eth0 {
197 status = "okay"; 189 status = "okay";
198 phy-mode = "10gbase-r"; !! 190 phy-mode = "10gbase-kr";
199 191
200 fixed-link { 192 fixed-link {
201 speed = <10000>; 193 speed = <10000>;
202 full-duplex; 194 full-duplex;
203 }; 195 };
204 }; 196 };
205 197
206 &cp0_eth2 { 198 &cp0_eth2 {
207 status = "okay"; 199 status = "okay";
208 phy = <&phy1>; 200 phy = <&phy1>;
209 phy-mode = "rgmii-id"; 201 phy-mode = "rgmii-id";
210 }; 202 };
211 203
212 /* CON6 on CP1 expansion */ 204 /* CON6 on CP1 expansion */
213 &cp1_pcie0 { 205 &cp1_pcie0 {
214 phys = <&cp1_comphy0 0>; 206 phys = <&cp1_comphy0 0>;
215 phy-names = "cp1-pcie0-x1-phy"; 207 phy-names = "cp1-pcie0-x1-phy";
216 status = "okay"; 208 status = "okay";
217 }; 209 };
218 210
219 /* CON7 on CP1 expansion */ 211 /* CON7 on CP1 expansion */
220 &cp1_pcie1 { 212 &cp1_pcie1 {
221 phys = <&cp1_comphy4 1>; 213 phys = <&cp1_comphy4 1>;
222 phy-names = "cp1-pcie1-x1-phy"; 214 phy-names = "cp1-pcie1-x1-phy";
223 status = "okay"; 215 status = "okay";
224 }; 216 };
225 217
226 /* CON5 on CP1 expansion */ 218 /* CON5 on CP1 expansion */
227 &cp1_pcie2 { 219 &cp1_pcie2 {
228 phys = <&cp1_comphy5 2>; 220 phys = <&cp1_comphy5 2>;
229 phy-names = "cp1-pcie2-x1-phy"; 221 phy-names = "cp1-pcie2-x1-phy";
230 status = "okay"; 222 status = "okay";
231 }; 223 };
232 224
233 &cp1_i2c0 { 225 &cp1_i2c0 {
234 status = "okay"; 226 status = "okay";
235 clock-frequency = <100000>; 227 clock-frequency = <100000>;
236 }; 228 };
237 229
238 &cp1_spi1 { 230 &cp1_spi1 {
239 status = "okay"; 231 status = "okay";
240 232
241 flash@0 { !! 233 spi-flash@0 {
242 compatible = "jedec,spi-nor"; 234 compatible = "jedec,spi-nor";
243 reg = <0x0>; 235 reg = <0x0>;
244 spi-max-frequency = <20000000> 236 spi-max-frequency = <20000000>;
245 237
246 partitions { 238 partitions {
247 compatible = "fixed-pa 239 compatible = "fixed-partitions";
248 #address-cells = <1>; 240 #address-cells = <1>;
249 #size-cells = <1>; 241 #size-cells = <1>;
250 242
251 partition@0 { 243 partition@0 {
252 label = "Boot" 244 label = "Boot";
253 reg = <0x0 0x2 245 reg = <0x0 0x200000>;
254 }; 246 };
255 partition@200000 { 247 partition@200000 {
256 label = "Files 248 label = "Filesystem";
257 reg = <0x20000 249 reg = <0x200000 0xd00000>;
258 }; 250 };
259 partition@f00000 { 251 partition@f00000 {
260 label = "Boot_ 252 label = "Boot_2nd";
261 reg = <0xf0000 253 reg = <0xf00000 0x100000>;
262 }; 254 };
263 }; 255 };
264 }; 256 };
265 }; 257 };
266 258
267 /* 259 /*
268 * Proper NAND usage will require DPR-76 to be 260 * Proper NAND usage will require DPR-76 to be in position 1-2, which disables
269 * MDIO signal of CP1. 261 * MDIO signal of CP1.
270 */ 262 */
271 &cp1_nand_controller { 263 &cp1_nand_controller {
272 pinctrl-0 = <&nand_pins>, <&nand_rb>; 264 pinctrl-0 = <&nand_pins>, <&nand_rb>;
273 pinctrl-names = "default"; 265 pinctrl-names = "default";
274 266
275 nand@0 { 267 nand@0 {
276 reg = <0>; 268 reg = <0>;
277 nand-rb = <0>; 269 nand-rb = <0>;
278 nand-on-flash-bbt; 270 nand-on-flash-bbt;
279 nand-ecc-strength = <4>; 271 nand-ecc-strength = <4>;
280 nand-ecc-step-size = <512>; 272 nand-ecc-step-size = <512>;
281 273
282 partitions { 274 partitions {
283 compatible = "fixed-pa 275 compatible = "fixed-partitions";
284 #address-cells = <1>; 276 #address-cells = <1>;
285 #size-cells = <1>; 277 #size-cells = <1>;
286 278
287 partition@0 { 279 partition@0 {
288 label = "U-Boo 280 label = "U-Boot";
289 reg = <0 0x200 281 reg = <0 0x200000>;
290 }; 282 };
291 partition@200000 { 283 partition@200000 {
292 label = "Linux 284 label = "Linux";
293 reg = <0x20000 285 reg = <0x200000 0xe00000>;
294 }; 286 };
295 partition@1000000 { 287 partition@1000000 {
296 label = "Files 288 label = "Filesystem";
297 reg = <0x10000 289 reg = <0x1000000 0x3f000000>;
298 }; 290 };
299 }; 291 };
300 }; 292 };
301 }; 293 };
302 294
303 /* CON4 on CP1 expansion */ 295 /* CON4 on CP1 expansion */
304 &cp1_sata0 { 296 &cp1_sata0 {
305 status = "okay"; 297 status = "okay";
306 298
307 sata-port@0 { 299 sata-port@0 {
308 phys = <&cp1_comphy1 0>; 300 phys = <&cp1_comphy1 0>;
309 phy-names = "cp1-sata0-0-phy"; 301 phy-names = "cp1-sata0-0-phy";
310 }; 302 };
311 sata-port@1 { 303 sata-port@1 {
312 phys = <&cp1_comphy3 1>; 304 phys = <&cp1_comphy3 1>;
313 phy-names = "cp1-sata0-1-phy"; 305 phy-names = "cp1-sata0-1-phy";
314 }; 306 };
315 }; 307 };
316 308
317 &cp1_utmi { <<
318 status = "okay"; <<
319 }; <<
320 <<
321 /* CON9 on CP1 expansion */ 309 /* CON9 on CP1 expansion */
322 &cp1_usb3_0 { 310 &cp1_usb3_0 {
323 usb-phy = <&cp1_usb3_0_phy>; 311 usb-phy = <&cp1_usb3_0_phy>;
324 phys = <&cp1_utmi0>; <<
325 phy-names = "utmi"; <<
326 dr_mode = "host"; <<
327 status = "okay"; 312 status = "okay";
328 }; 313 };
329 314
330 /* CON10 on CP1 expansion */ 315 /* CON10 on CP1 expansion */
331 &cp1_usb3_1 { 316 &cp1_usb3_1 {
332 phys = <&cp1_utmi1>; <<
333 phy-names = "utmi"; <<
334 status = "okay"; 317 status = "okay";
335 }; 318 };
336 319
337 &cp1_mdio { 320 &cp1_mdio {
338 status = "okay"; 321 status = "okay";
339 322
340 phy0: ethernet-phy@0 { 323 phy0: ethernet-phy@0 {
341 reg = <0>; 324 reg = <0>;
342 }; 325 };
343 }; 326 };
344 327
345 &cp1_ethernet { 328 &cp1_ethernet {
346 status = "okay"; 329 status = "okay";
347 }; 330 };
348 331
349 &cp1_eth0 { 332 &cp1_eth0 {
350 status = "okay"; 333 status = "okay";
351 phy-mode = "10gbase-r"; !! 334 phy-mode = "10gbase-kr";
352 335
353 fixed-link { 336 fixed-link {
354 speed = <10000>; 337 speed = <10000>;
355 full-duplex; 338 full-duplex;
356 }; 339 };
357 }; 340 };
358 341
359 &cp1_eth1 { 342 &cp1_eth1 {
360 status = "okay"; 343 status = "okay";
361 phy = <&phy0>; 344 phy = <&phy0>;
362 phy-mode = "rgmii-id"; 345 phy-mode = "rgmii-id";
363 }; 346 };
364 347
365 &ap_sdhci0 { 348 &ap_sdhci0 {
366 status = "okay"; 349 status = "okay";
367 bus-width = <4>; 350 bus-width = <4>;
368 non-removable; 351 non-removable;
369 }; 352 };
370 353
371 &cp0_sdhci0 { 354 &cp0_sdhci0 {
372 status = "okay"; 355 status = "okay";
373 bus-width = <8>; 356 bus-width = <8>;
374 non-removable; 357 non-removable;
375 }; 358 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.