1 // SPDX-License-Identifier: GPL-2.0-only 1 // SPDX-License-Identifier: GPL-2.0-only
2 /* 2 /*
3 * Copyright 2016 MediaTek Inc. 3 * Copyright 2016 MediaTek Inc.
4 */ 4 */
5 5
6 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/input/linux-event-codes. 7 #include <dt-bindings/input/linux-event-codes.h>
8 #include <dt-bindings/regulator/dlg,da9211-reg 8 #include <dt-bindings/regulator/dlg,da9211-regulator.h>
9 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/gpio.h>
10 #include "mt8173.dtsi" 10 #include "mt8173.dtsi"
11 11
12 / { 12 / {
13 aliases { <<
14 mmc0 = &mmc0; <<
15 mmc1 = &mmc1; <<
16 mmc2 = &mmc3; <<
17 }; <<
18 <<
19 memory@40000000 { 13 memory@40000000 {
20 device_type = "memory"; 14 device_type = "memory";
21 reg = <0 0x40000000 0 0x800000 15 reg = <0 0x40000000 0 0x80000000>;
22 }; 16 };
23 17
24 backlight: backlight { 18 backlight: backlight {
25 compatible = "pwm-backlight"; 19 compatible = "pwm-backlight";
26 pwms = <&pwm0 0 1000000>; 20 pwms = <&pwm0 0 1000000>;
27 power-supply = <&bl_fixed_reg> 21 power-supply = <&bl_fixed_reg>;
28 enable-gpios = <&pio 95 GPIO_A 22 enable-gpios = <&pio 95 GPIO_ACTIVE_HIGH>;
29 23
30 pinctrl-names = "default"; 24 pinctrl-names = "default";
31 pinctrl-0 = <&panel_backlight_ !! 25 pinctrl-0 = <&disp_pwm0_pins>;
32 status = "okay"; 26 status = "okay";
33 }; 27 };
34 28
35 bl_fixed_reg: fixedregulator2 { 29 bl_fixed_reg: fixedregulator2 {
36 compatible = "regulator-fixed" 30 compatible = "regulator-fixed";
37 regulator-name = "bl_fixed"; 31 regulator-name = "bl_fixed";
38 regulator-min-microvolt = <180 32 regulator-min-microvolt = <1800000>;
39 regulator-max-microvolt = <180 33 regulator-max-microvolt = <1800000>;
40 startup-delay-us = <1000>; 34 startup-delay-us = <1000>;
41 enable-active-high; 35 enable-active-high;
42 gpio = <&pio 32 GPIO_ACTIVE_HI 36 gpio = <&pio 32 GPIO_ACTIVE_HIGH>;
43 pinctrl-names = "default"; 37 pinctrl-names = "default";
44 pinctrl-0 = <&bl_fixed_pins>; 38 pinctrl-0 = <&bl_fixed_pins>;
45 }; 39 };
46 40
47 chosen { 41 chosen {
48 stdout-path = "serial0:115200n 42 stdout-path = "serial0:115200n8";
49 }; 43 };
50 44
51 gpio_keys: gpio-keys { 45 gpio_keys: gpio-keys {
52 compatible = "gpio-keys"; 46 compatible = "gpio-keys";
53 pinctrl-names = "default"; 47 pinctrl-names = "default";
54 pinctrl-0 = <&gpio_keys_pins>; 48 pinctrl-0 = <&gpio_keys_pins>;
55 49
56 switch-lid { !! 50 lid {
57 label = "Lid"; 51 label = "Lid";
58 gpios = <&pio 69 GPIO_ 52 gpios = <&pio 69 GPIO_ACTIVE_LOW>;
59 linux,code = <SW_LID>; 53 linux,code = <SW_LID>;
60 linux,input-type = <EV 54 linux,input-type = <EV_SW>;
61 wakeup-source; !! 55 gpio-key,wakeup;
62 }; 56 };
63 57
64 switch-power { !! 58 power {
65 label = "Power"; 59 label = "Power";
66 gpios = <&pio 14 GPIO_ 60 gpios = <&pio 14 GPIO_ACTIVE_HIGH>;
67 linux,code = <KEY_POWE 61 linux,code = <KEY_POWER>;
68 debounce-interval = <3 62 debounce-interval = <30>;
69 wakeup-source; !! 63 gpio-key,wakeup;
70 }; 64 };
71 65
72 switch-tablet-mode { !! 66 tablet_mode {
73 label = "Tablet_mode"; 67 label = "Tablet_mode";
74 gpios = <&pio 121 GPIO 68 gpios = <&pio 121 GPIO_ACTIVE_HIGH>;
75 linux,code = <SW_TABLE 69 linux,code = <SW_TABLET_MODE>;
76 linux,input-type = <EV 70 linux,input-type = <EV_SW>;
77 wakeup-source; !! 71 gpio-key,wakeup;
78 }; 72 };
79 73
80 switch-volume-down { !! 74 volume_down {
81 label = "Volume_down"; 75 label = "Volume_down";
82 gpios = <&pio 123 GPIO 76 gpios = <&pio 123 GPIO_ACTIVE_LOW>;
83 linux,code = <KEY_VOLU 77 linux,code = <KEY_VOLUMEDOWN>;
84 }; 78 };
85 79
86 switch-volume-up { !! 80 volume_up {
87 label = "Volume_up"; 81 label = "Volume_up";
88 gpios = <&pio 124 GPIO 82 gpios = <&pio 124 GPIO_ACTIVE_LOW>;
89 linux,code = <KEY_VOLU 83 linux,code = <KEY_VOLUMEUP>;
90 }; 84 };
91 }; 85 };
92 86
>> 87 panel: panel {
>> 88 compatible = "lg,lp120up1";
>> 89 power-supply = <&panel_fixed_3v3>;
>> 90 backlight = <&backlight>;
>> 91
>> 92 port {
>> 93 panel_in: endpoint {
>> 94 remote-endpoint = <&ps8640_out>;
>> 95 };
>> 96 };
>> 97 };
>> 98
93 panel_fixed_3v3: regulator1 { 99 panel_fixed_3v3: regulator1 {
94 compatible = "regulator-fixed" 100 compatible = "regulator-fixed";
95 regulator-name = "PANEL_3V3"; 101 regulator-name = "PANEL_3V3";
96 regulator-min-microvolt = <330 102 regulator-min-microvolt = <3300000>;
97 regulator-max-microvolt = <330 103 regulator-max-microvolt = <3300000>;
98 enable-active-high; 104 enable-active-high;
99 regulator-boot-on; <<
100 off-on-delay-us = <500000>; <<
101 gpio = <&pio 41 GPIO_ACTIVE_HI 105 gpio = <&pio 41 GPIO_ACTIVE_HIGH>;
102 pinctrl-names = "default"; 106 pinctrl-names = "default";
103 pinctrl-0 = <&panel_fixed_pins 107 pinctrl-0 = <&panel_fixed_pins>;
104 }; 108 };
105 109
106 ps8640_fixed_1v2: regulator2 { 110 ps8640_fixed_1v2: regulator2 {
107 compatible = "regulator-fixed" 111 compatible = "regulator-fixed";
108 regulator-name = "PS8640_1V2"; 112 regulator-name = "PS8640_1V2";
109 regulator-min-microvolt = <120 113 regulator-min-microvolt = <1200000>;
110 regulator-max-microvolt = <120 114 regulator-max-microvolt = <1200000>;
111 regulator-enable-ramp-delay = 115 regulator-enable-ramp-delay = <2000>;
112 enable-active-high; 116 enable-active-high;
113 regulator-boot-on; 117 regulator-boot-on;
114 gpio = <&pio 30 GPIO_ACTIVE_HI 118 gpio = <&pio 30 GPIO_ACTIVE_HIGH>;
115 pinctrl-names = "default"; 119 pinctrl-names = "default";
116 pinctrl-0 = <&ps8640_fixed_pin 120 pinctrl-0 = <&ps8640_fixed_pins>;
117 }; 121 };
118 122
119 sdio_fixed_3v3: fixedregulator0 { 123 sdio_fixed_3v3: fixedregulator0 {
120 compatible = "regulator-fixed" 124 compatible = "regulator-fixed";
121 regulator-name = "3V3"; 125 regulator-name = "3V3";
122 regulator-min-microvolt = <330 126 regulator-min-microvolt = <3300000>;
123 regulator-max-microvolt = <330 127 regulator-max-microvolt = <3300000>;
124 gpio = <&pio 85 GPIO_ACTIVE_HI 128 gpio = <&pio 85 GPIO_ACTIVE_HIGH>;
125 pinctrl-names = "default"; 129 pinctrl-names = "default";
126 pinctrl-0 = <&sdio_fixed_3v3_p 130 pinctrl-0 = <&sdio_fixed_3v3_pins>;
127 }; 131 };
128 132
129 sound: sound { 133 sound: sound {
130 compatible = "mediatek,mt8173- 134 compatible = "mediatek,mt8173-rt5650";
131 mediatek,audio-codec = <&rt565 135 mediatek,audio-codec = <&rt5650 &hdmi0>;
132 mediatek,platform = <&afe>; 136 mediatek,platform = <&afe>;
133 pinctrl-names = "default"; 137 pinctrl-names = "default";
134 pinctrl-0 = <&aud_i2s2>; 138 pinctrl-0 = <&aud_i2s2>;
135 139
136 mediatek,mclk = <1>; 140 mediatek,mclk = <1>;
137 codec-capture { 141 codec-capture {
138 sound-dai = <&rt5650 1 142 sound-dai = <&rt5650 1>;
139 }; 143 };
140 }; 144 };
141 145
142 hdmicon: connector { 146 hdmicon: connector {
143 compatible = "hdmi-connector"; 147 compatible = "hdmi-connector";
144 label = "hdmi"; 148 label = "hdmi";
145 type = "a"; 149 type = "a";
146 ddc-i2c-bus = <&hdmiddc0>; 150 ddc-i2c-bus = <&hdmiddc0>;
147 151
148 port { 152 port {
149 hdmi_connector_in: end 153 hdmi_connector_in: endpoint {
150 remote-endpoin 154 remote-endpoint = <&hdmi0_out>;
151 }; 155 };
152 }; 156 };
153 }; 157 };
154 <<
155 watchdog { <<
156 compatible = "arm,smc-wdt"; <<
157 }; <<
158 }; <<
159 <<
160 /* <<
161 * Disable the original MMIO watch dog and swi <<
162 * operates on the same MMIO. <<
163 */ <<
164 &watchdog { <<
165 status = "disabled"; <<
166 }; <<
167 <<
168 &mfg_async { <<
169 domain-supply = <&da9211_vgpu_reg>; <<
170 }; 158 };
171 159
172 &cec { 160 &cec {
173 status = "okay"; 161 status = "okay";
174 }; 162 };
175 163
176 &cpu0 { 164 &cpu0 {
177 proc-supply = <&mt6397_vpca15_reg>; 165 proc-supply = <&mt6397_vpca15_reg>;
178 }; 166 };
179 167
180 &cpu1 { 168 &cpu1 {
181 proc-supply = <&mt6397_vpca15_reg>; 169 proc-supply = <&mt6397_vpca15_reg>;
182 }; 170 };
183 171
184 &cpu2 { 172 &cpu2 {
185 proc-supply = <&da9211_vcpu_reg>; 173 proc-supply = <&da9211_vcpu_reg>;
186 sram-supply = <&mt6397_vsramca7_reg>; 174 sram-supply = <&mt6397_vsramca7_reg>;
187 }; 175 };
188 176
189 &cpu3 { 177 &cpu3 {
190 proc-supply = <&da9211_vcpu_reg>; 178 proc-supply = <&da9211_vcpu_reg>;
191 sram-supply = <&mt6397_vsramca7_reg>; 179 sram-supply = <&mt6397_vsramca7_reg>;
192 }; 180 };
193 181
194 &cpu_thermal { 182 &cpu_thermal {
195 sustainable-power = <4500>; /* milliwa 183 sustainable-power = <4500>; /* milliwatts */
196 trips { 184 trips {
197 threshold: trip-point0 { 185 threshold: trip-point0 {
198 temperature = <60000>; 186 temperature = <60000>;
199 }; 187 };
200 188
201 target: trip-point1 { 189 target: trip-point1 {
202 temperature = <65000>; 190 temperature = <65000>;
203 }; 191 };
204 }; 192 };
205 }; 193 };
206 194
207 &dsi0 { 195 &dsi0 {
208 status = "okay"; 196 status = "okay";
209 ports { 197 ports {
210 port { 198 port {
211 dsi0_out: endpoint { 199 dsi0_out: endpoint {
212 remote-endpoin 200 remote-endpoint = <&ps8640_in>;
213 }; 201 };
214 }; 202 };
215 }; 203 };
216 }; 204 };
217 205
218 &dpi0 { 206 &dpi0 {
219 status = "okay"; 207 status = "okay";
220 }; 208 };
221 209
222 &hdmi0 { 210 &hdmi0 {
223 status = "okay"; 211 status = "okay";
224 ports { 212 ports {
225 port@1 { 213 port@1 {
226 reg = <1>; 214 reg = <1>;
227 215
228 hdmi0_out: endpoint { 216 hdmi0_out: endpoint {
229 remote-endpoin 217 remote-endpoint = <&hdmi_connector_in>;
230 }; 218 };
231 }; 219 };
232 }; 220 };
233 }; 221 };
234 222
235 &hdmi_phy { 223 &hdmi_phy {
236 status = "okay"; 224 status = "okay";
237 mediatek,ibias = <0xc>; 225 mediatek,ibias = <0xc>;
238 }; 226 };
239 227
240 &i2c0 { 228 &i2c0 {
241 status = "okay"; 229 status = "okay";
242 230
243 rt5650: audio-codec@1a { 231 rt5650: audio-codec@1a {
244 compatible = "realtek,rt5650"; 232 compatible = "realtek,rt5650";
245 reg = <0x1a>; 233 reg = <0x1a>;
246 avdd-supply = <&mt6397_vgp1_re 234 avdd-supply = <&mt6397_vgp1_reg>;
247 cpvdd-supply = <&mt6397_vcama_ 235 cpvdd-supply = <&mt6397_vcama_reg>;
248 interrupts-extended = <&pio 3 !! 236 interrupt-parent = <&pio>;
>> 237 interrupts = <3 IRQ_TYPE_EDGE_BOTH>;
249 pinctrl-names = "default"; 238 pinctrl-names = "default";
250 pinctrl-0 = <&rt5650_irq>; 239 pinctrl-0 = <&rt5650_irq>;
251 #sound-dai-cells = <1>; 240 #sound-dai-cells = <1>;
252 realtek,dmic1-data-pin = <2>; 241 realtek,dmic1-data-pin = <2>;
253 realtek,jd-mode = <2>; 242 realtek,jd-mode = <2>;
254 }; 243 };
255 244
256 ps8640: edp-bridge@8 { 245 ps8640: edp-bridge@8 {
257 compatible = "parade,ps8640"; 246 compatible = "parade,ps8640";
258 reg = <0x8>; 247 reg = <0x8>;
259 powerdown-gpios = <&pio 127 GP 248 powerdown-gpios = <&pio 127 GPIO_ACTIVE_LOW>;
260 reset-gpios = <&pio 115 GPIO_A 249 reset-gpios = <&pio 115 GPIO_ACTIVE_LOW>;
261 pinctrl-names = "default"; 250 pinctrl-names = "default";
262 pinctrl-0 = <&ps8640_pins>; 251 pinctrl-0 = <&ps8640_pins>;
263 vdd12-supply = <&ps8640_fixed_ 252 vdd12-supply = <&ps8640_fixed_1v2>;
264 vdd33-supply = <&mt6397_vgp2_r 253 vdd33-supply = <&mt6397_vgp2_reg>;
265 254
266 ports { 255 ports {
267 #address-cells = <1>; 256 #address-cells = <1>;
268 #size-cells = <0>; 257 #size-cells = <0>;
269 258
270 port@0 { 259 port@0 {
271 reg = <0>; 260 reg = <0>;
272 261
273 ps8640_in: end 262 ps8640_in: endpoint {
274 remote 263 remote-endpoint = <&dsi0_out>;
275 }; 264 };
276 }; 265 };
277 266
278 port@1 { 267 port@1 {
279 reg = <1>; 268 reg = <1>;
280 269
281 ps8640_out: en 270 ps8640_out: endpoint {
282 remote 271 remote-endpoint = <&panel_in>;
283 }; 272 };
284 }; 273 };
285 }; 274 };
286 <<
287 aux-bus { <<
288 panel: panel { <<
289 compatible = " <<
290 power-supply = <<
291 backlight = <& <<
292 <<
293 port { <<
294 panel_ <<
295 <<
296 }; <<
297 }; <<
298 }; <<
299 }; <<
300 }; 275 };
301 }; 276 };
302 277
303 &i2c1 { 278 &i2c1 {
304 clock-frequency = <1500000>; 279 clock-frequency = <1500000>;
305 status = "okay"; 280 status = "okay";
306 281
307 da9211: da9211@68 { 282 da9211: da9211@68 {
308 compatible = "dlg,da9211"; 283 compatible = "dlg,da9211";
309 reg = <0x68>; 284 reg = <0x68>;
310 interrupts-extended = <&pio 15 !! 285 interrupt-parent = <&pio>;
>> 286 interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
311 287
312 regulators { 288 regulators {
313 da9211_vcpu_reg: BUCKA 289 da9211_vcpu_reg: BUCKA {
314 regulator-name 290 regulator-name = "VBUCKA";
315 regulator-min- 291 regulator-min-microvolt = < 700000>;
316 regulator-max- 292 regulator-max-microvolt = <1310000>;
317 regulator-min- !! 293 regulator-min-microamp = <2000000>;
318 regulator-max- !! 294 regulator-max-microamp = <4400000>;
319 regulator-ramp 295 regulator-ramp-delay = <10000>;
320 regulator-alwa 296 regulator-always-on;
321 regulator-allo 297 regulator-allowed-modes = <DA9211_BUCK_MODE_SYNC
322 298 DA9211_BUCK_MODE_AUTO>;
323 }; 299 };
324 300
325 da9211_vgpu_reg: BUCKB 301 da9211_vgpu_reg: BUCKB {
326 regulator-name 302 regulator-name = "VBUCKB";
327 regulator-min- 303 regulator-min-microvolt = < 700000>;
328 regulator-max- 304 regulator-max-microvolt = <1310000>;
329 regulator-min- !! 305 regulator-min-microamp = <2000000>;
330 regulator-max- !! 306 regulator-max-microamp = <3000000>;
331 regulator-ramp 307 regulator-ramp-delay = <10000>;
332 }; 308 };
333 }; 309 };
334 }; 310 };
335 }; 311 };
336 312
337 &i2c2 { 313 &i2c2 {
338 status = "okay"; 314 status = "okay";
339 315
340 tpm: tpm@20 { 316 tpm: tpm@20 {
341 compatible = "infineon,slb9645 317 compatible = "infineon,slb9645tt";
342 reg = <0x20>; 318 reg = <0x20>;
343 powered-while-suspended; 319 powered-while-suspended;
344 }; 320 };
345 }; 321 };
346 322
347 &i2c3 { 323 &i2c3 {
348 clock-frequency = <400000>; 324 clock-frequency = <400000>;
349 status = "okay"; 325 status = "okay";
350 326
351 touchscreen: touchscreen@10 { 327 touchscreen: touchscreen@10 {
352 compatible = "elan,ekth3500"; 328 compatible = "elan,ekth3500";
353 reg = <0x10>; 329 reg = <0x10>;
354 interrupts-extended = <&pio 88 !! 330 interrupt-parent = <&pio>;
>> 331 interrupts = <88 IRQ_TYPE_LEVEL_LOW>;
355 }; 332 };
356 }; 333 };
357 334
358 &i2c4 { 335 &i2c4 {
359 clock-frequency = <400000>; 336 clock-frequency = <400000>;
360 status = "okay"; 337 status = "okay";
361 pinctrl-names = "default"; 338 pinctrl-names = "default";
362 pinctrl-0 = <&trackpad_irq>; 339 pinctrl-0 = <&trackpad_irq>;
363 340
364 trackpad: trackpad@15 { 341 trackpad: trackpad@15 {
365 compatible = "elan,ekth3000"; 342 compatible = "elan,ekth3000";
366 interrupts-extended = <&pio 11 !! 343 interrupt-parent = <&pio>;
>> 344 interrupts = <117 IRQ_TYPE_LEVEL_LOW>;
367 reg = <0x15>; 345 reg = <0x15>;
368 vcc-supply = <&mt6397_vgp6_reg 346 vcc-supply = <&mt6397_vgp6_reg>;
369 wakeup-source; 347 wakeup-source;
370 }; 348 };
371 }; 349 };
372 350
373 &mipi_tx0 { 351 &mipi_tx0 {
374 status = "okay"; 352 status = "okay";
375 }; 353 };
376 354
377 &mmc0 { 355 &mmc0 {
378 status = "okay"; 356 status = "okay";
379 pinctrl-names = "default", "state_uhs" 357 pinctrl-names = "default", "state_uhs";
380 pinctrl-0 = <&mmc0_pins_default>; 358 pinctrl-0 = <&mmc0_pins_default>;
381 pinctrl-1 = <&mmc0_pins_uhs>; 359 pinctrl-1 = <&mmc0_pins_uhs>;
382 bus-width = <8>; 360 bus-width = <8>;
383 max-frequency = <200000000>; 361 max-frequency = <200000000>;
384 cap-mmc-highspeed; 362 cap-mmc-highspeed;
385 mmc-hs200-1_8v; 363 mmc-hs200-1_8v;
386 mmc-hs400-1_8v; 364 mmc-hs400-1_8v;
387 cap-mmc-hw-reset; 365 cap-mmc-hw-reset;
388 hs400-ds-delay = <0x14015>; 366 hs400-ds-delay = <0x14015>;
389 mediatek,hs200-cmd-int-delay = <30>; !! 367 mediatek,hs200-cmd-int-delay=<30>;
390 mediatek,hs400-cmd-int-delay = <14>; !! 368 mediatek,hs400-cmd-int-delay=<14>;
391 mediatek,hs400-cmd-resp-sel-rising; 369 mediatek,hs400-cmd-resp-sel-rising;
392 vmmc-supply = <&mt6397_vemc_3v3_reg>; 370 vmmc-supply = <&mt6397_vemc_3v3_reg>;
393 vqmmc-supply = <&mt6397_vio18_reg>; 371 vqmmc-supply = <&mt6397_vio18_reg>;
394 assigned-clocks = <&topckgen CLK_TOP_M 372 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
395 assigned-clock-parents = <&topckgen CL 373 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
396 non-removable; 374 non-removable;
397 }; 375 };
398 376
399 &mmc1 { 377 &mmc1 {
400 status = "okay"; 378 status = "okay";
401 pinctrl-names = "default", "state_uhs" 379 pinctrl-names = "default", "state_uhs";
402 pinctrl-0 = <&mmc1_pins_default>; 380 pinctrl-0 = <&mmc1_pins_default>;
403 pinctrl-1 = <&mmc1_pins_uhs>; 381 pinctrl-1 = <&mmc1_pins_uhs>;
404 bus-width = <4>; 382 bus-width = <4>;
405 max-frequency = <200000000>; 383 max-frequency = <200000000>;
406 cap-sd-highspeed; 384 cap-sd-highspeed;
407 sd-uhs-sdr50; 385 sd-uhs-sdr50;
408 sd-uhs-sdr104; 386 sd-uhs-sdr104;
409 cd-gpios = <&pio 1 GPIO_ACTIVE_LOW>; 387 cd-gpios = <&pio 1 GPIO_ACTIVE_LOW>;
410 vmmc-supply = <&mt6397_vmch_reg>; 388 vmmc-supply = <&mt6397_vmch_reg>;
411 vqmmc-supply = <&mt6397_vmc_reg>; 389 vqmmc-supply = <&mt6397_vmc_reg>;
412 }; 390 };
413 391
414 &mmc3 { 392 &mmc3 {
415 status = "okay"; 393 status = "okay";
416 pinctrl-names = "default", "state_uhs" 394 pinctrl-names = "default", "state_uhs";
417 pinctrl-0 = <&mmc3_pins_default>; 395 pinctrl-0 = <&mmc3_pins_default>;
418 pinctrl-1 = <&mmc3_pins_uhs>; 396 pinctrl-1 = <&mmc3_pins_uhs>;
419 bus-width = <4>; 397 bus-width = <4>;
420 max-frequency = <200000000>; 398 max-frequency = <200000000>;
421 cap-sd-highspeed; 399 cap-sd-highspeed;
422 sd-uhs-sdr50; 400 sd-uhs-sdr50;
423 sd-uhs-sdr104; 401 sd-uhs-sdr104;
424 keep-power-in-suspend; 402 keep-power-in-suspend;
425 wakeup-source; !! 403 enable-sdio-wakeup;
426 cap-sdio-irq; 404 cap-sdio-irq;
427 vmmc-supply = <&sdio_fixed_3v3>; 405 vmmc-supply = <&sdio_fixed_3v3>;
428 vqmmc-supply = <&mt6397_vgp3_reg>; 406 vqmmc-supply = <&mt6397_vgp3_reg>;
429 non-removable; 407 non-removable;
430 cap-power-off-card; 408 cap-power-off-card;
431 409
432 #address-cells = <1>; 410 #address-cells = <1>;
433 #size-cells = <0>; 411 #size-cells = <0>;
434 412
435 btmrvl: btmrvl@2 { 413 btmrvl: btmrvl@2 {
436 compatible = "marvell,sd8897-b 414 compatible = "marvell,sd8897-bt";
437 reg = <2>; 415 reg = <2>;
438 interrupts-extended = <&pio 11 !! 416 interrupt-parent = <&pio>;
>> 417 interrupts = <119 IRQ_TYPE_LEVEL_LOW>;
439 marvell,wakeup-pin = /bits/ 16 418 marvell,wakeup-pin = /bits/ 16 <0x0d>;
440 marvell,wakeup-gap-ms = /bits/ 419 marvell,wakeup-gap-ms = /bits/ 16 <0x64>;
441 }; 420 };
442 421
443 mwifiex: mwifiex@1 { 422 mwifiex: mwifiex@1 {
444 compatible = "marvell,sd8897"; 423 compatible = "marvell,sd8897";
445 reg = <1>; 424 reg = <1>;
446 interrupts-extended = <&pio 38 !! 425 interrupt-parent = <&pio>;
>> 426 interrupts = <38 IRQ_TYPE_LEVEL_LOW>;
447 marvell,wakeup-pin = <3>; 427 marvell,wakeup-pin = <3>;
448 }; 428 };
449 }; 429 };
450 430
451 &nor_flash { 431 &nor_flash {
452 status = "okay"; 432 status = "okay";
453 pinctrl-names = "default"; 433 pinctrl-names = "default";
454 pinctrl-0 = <&nor_gpio1_pins>; 434 pinctrl-0 = <&nor_gpio1_pins>;
455 435
456 flash@0 { 436 flash@0 {
457 compatible = "jedec,spi-nor"; 437 compatible = "jedec,spi-nor";
458 reg = <0>; 438 reg = <0>;
459 spi-max-frequency = <50000000> 439 spi-max-frequency = <50000000>;
460 }; 440 };
461 }; 441 };
462 442
463 &pio { 443 &pio {
464 gpio-line-names = "EC_INT_1V8", 444 gpio-line-names = "EC_INT_1V8",
465 "SD_CD_L", 445 "SD_CD_L",
466 "ALC5514_IRQ", 446 "ALC5514_IRQ",
467 "ALC5650_IRQ", 447 "ALC5650_IRQ",
468 /* 448 /*
469 * AP_FLASH_WP_L is 449 * AP_FLASH_WP_L is crossystem ABI. Schematics
470 * call it SFWP_B. 450 * call it SFWP_B.
471 */ 451 */
472 "AP_FLASH_WP_L", 452 "AP_FLASH_WP_L",
473 "SFIN", 453 "SFIN",
474 "SFCS0", 454 "SFCS0",
475 "SFHOLD", 455 "SFHOLD",
476 "SFOUT", 456 "SFOUT",
477 "SFCK", 457 "SFCK",
478 "WRAP_EVENT_S_EINT10 458 "WRAP_EVENT_S_EINT10",
479 "PMU_INT", 459 "PMU_INT",
480 "I2S2_WS_ALC5650", 460 "I2S2_WS_ALC5650",
481 "I2S2_BCK_ALC5650", 461 "I2S2_BCK_ALC5650",
482 "PWR_BTN_1V8", 462 "PWR_BTN_1V8",
483 "DA9212_IRQ", 463 "DA9212_IRQ",
484 "IDDIG", 464 "IDDIG",
485 "WATCHDOG", 465 "WATCHDOG",
486 "CEC", 466 "CEC",
487 "HDMISCK", 467 "HDMISCK",
488 "HDMISD", 468 "HDMISD",
489 "HTPLG", 469 "HTPLG",
490 "MSDC3_DAT0", 470 "MSDC3_DAT0",
491 "MSDC3_DAT1", 471 "MSDC3_DAT1",
492 "MSDC3_DAT2", 472 "MSDC3_DAT2",
493 "MSDC3_DAT3", 473 "MSDC3_DAT3",
494 "MSDC3_CLK", 474 "MSDC3_CLK",
495 "MSDC3_CMD", 475 "MSDC3_CMD",
496 "USB_C0_OC_FLAGB", 476 "USB_C0_OC_FLAGB",
497 "USBA_OC1_L", 477 "USBA_OC1_L",
498 "PS8640_1V2_ENABLE", 478 "PS8640_1V2_ENABLE",
499 "THERM_ALERT_N", 479 "THERM_ALERT_N",
500 "PANEL_LCD_POWER_EN" 480 "PANEL_LCD_POWER_EN",
501 "ANX7688_CHIP_PD_C", 481 "ANX7688_CHIP_PD_C",
502 "EC_IN_RW_1V8", 482 "EC_IN_RW_1V8",
503 "ANX7688_1V_EN_C", 483 "ANX7688_1V_EN_C",
504 "USB_DP_HPD_C", 484 "USB_DP_HPD_C",
505 "TPM_DAVINT_N", 485 "TPM_DAVINT_N",
506 "MARVELL8897_IRQ", 486 "MARVELL8897_IRQ",
507 "EN_USB_A0_PWR", 487 "EN_USB_A0_PWR",
508 "USBA_A0_OC_L", 488 "USBA_A0_OC_L",
509 "EN_PP3300_DX_EDP", 489 "EN_PP3300_DX_EDP",
510 "", 490 "",
511 "SOC_I2C2_1V8_SDA_40 491 "SOC_I2C2_1V8_SDA_400K",
512 "SOC_I2C2_1V8_SCL_40 492 "SOC_I2C2_1V8_SCL_400K",
513 "SOC_I2C0_1V8_SDA_40 493 "SOC_I2C0_1V8_SDA_400K",
514 "SOC_I2C0_1V8_SCL_40 494 "SOC_I2C0_1V8_SCL_400K",
515 "EMMC_ID1", 495 "EMMC_ID1",
516 "EMMC_ID0", 496 "EMMC_ID0",
517 "MEM_CONFIG3", 497 "MEM_CONFIG3",
518 "EMMC_ID2", 498 "EMMC_ID2",
519 "MEM_CONFIG1", 499 "MEM_CONFIG1",
520 "MEM_CONFIG2", 500 "MEM_CONFIG2",
521 "BRD_ID2", 501 "BRD_ID2",
522 "MEM_CONFIG0", 502 "MEM_CONFIG0",
523 "BRD_ID0", 503 "BRD_ID0",
524 "BRD_ID1", 504 "BRD_ID1",
525 "EMMC_DAT0", 505 "EMMC_DAT0",
526 "EMMC_DAT1", 506 "EMMC_DAT1",
527 "EMMC_DAT2", 507 "EMMC_DAT2",
528 "EMMC_DAT3", 508 "EMMC_DAT3",
529 "EMMC_DAT4", 509 "EMMC_DAT4",
530 "EMMC_DAT5", 510 "EMMC_DAT5",
531 "EMMC_DAT6", 511 "EMMC_DAT6",
532 "EMMC_DAT7", 512 "EMMC_DAT7",
533 "EMMC_CLK", 513 "EMMC_CLK",
534 "EMMC_CMD", 514 "EMMC_CMD",
535 "EMMC_RCLK", 515 "EMMC_RCLK",
536 "PLT_RST_L", 516 "PLT_RST_L",
537 "LID_OPEN_1V8_L", 517 "LID_OPEN_1V8_L",
538 "AUDIO_SPI_MISO_R", 518 "AUDIO_SPI_MISO_R",
539 "", 519 "",
540 "AC_OK_1V8", 520 "AC_OK_1V8",
541 "SD_DATA0", 521 "SD_DATA0",
542 "SD_DATA1", 522 "SD_DATA1",
543 "SD_DATA2", 523 "SD_DATA2",
544 "SD_DATA3", 524 "SD_DATA3",
545 "SD_CLK", 525 "SD_CLK",
546 "SD_CMD", 526 "SD_CMD",
547 "PWRAP_SPI0_MI", 527 "PWRAP_SPI0_MI",
548 "PWRAP_SPI0_MO", 528 "PWRAP_SPI0_MO",
549 "PWRAP_SPI0_CK", 529 "PWRAP_SPI0_CK",
550 "PWRAP_SPI0_CSN", 530 "PWRAP_SPI0_CSN",
551 "", 531 "",
552 "", 532 "",
553 "WIFI_PDN", 533 "WIFI_PDN",
554 "RTC32K_1V8", 534 "RTC32K_1V8",
555 "DISP_PWM0", 535 "DISP_PWM0",
556 "TOUCHSCREEN_INT_L", 536 "TOUCHSCREEN_INT_L",
557 "", 537 "",
558 "SRCLKENA0", 538 "SRCLKENA0",
559 "SRCLKENA1", 539 "SRCLKENA1",
560 "PS8640_MODE_CONF", 540 "PS8640_MODE_CONF",
561 "TOUCHSCREEN_RESET_R 541 "TOUCHSCREEN_RESET_R",
562 "PLATFORM_PROCHOT_L" 542 "PLATFORM_PROCHOT_L",
563 "PANEL_POWER_EN", 543 "PANEL_POWER_EN",
564 "REC_MODE_L", 544 "REC_MODE_L",
565 "EC_FW_UPDATE_L", 545 "EC_FW_UPDATE_L",
566 "ACCEL2_INT_L", 546 "ACCEL2_INT_L",
567 "HDMI_DP_INT", 547 "HDMI_DP_INT",
568 "ACCELGYRO3_INT_L", 548 "ACCELGYRO3_INT_L",
569 "ACCELGYRO4_INT_L", 549 "ACCELGYRO4_INT_L",
570 "SPI_EC_CLK", 550 "SPI_EC_CLK",
571 "SPI_EC_MI", 551 "SPI_EC_MI",
572 "SPI_EC_MO", 552 "SPI_EC_MO",
573 "SPI_EC_CSN", 553 "SPI_EC_CSN",
574 "SOC_I2C3_1V8_SDA_40 554 "SOC_I2C3_1V8_SDA_400K",
575 "SOC_I2C3_1V8_SCL_40 555 "SOC_I2C3_1V8_SCL_400K",
576 "", 556 "",
577 "", 557 "",
578 "", 558 "",
579 "", 559 "",
580 "", 560 "",
581 "", 561 "",
582 "", 562 "",
583 "PS8640_SYSRSTN_1V8" 563 "PS8640_SYSRSTN_1V8",
584 "APIN_MAX98090_DOUT2 564 "APIN_MAX98090_DOUT2",
585 "TP_INT_1V8_L_R", 565 "TP_INT_1V8_L_R",
586 "RST_USB_HUB_R", 566 "RST_USB_HUB_R",
587 "BT_WAKE_L", 567 "BT_WAKE_L",
588 "ACCEL1_INT_L", 568 "ACCEL1_INT_L",
589 "TABLET_MODE_L", 569 "TABLET_MODE_L",
590 "", 570 "",
591 "V_UP_IN_L_R", 571 "V_UP_IN_L_R",
592 "V_DOWN_IN_L_R", 572 "V_DOWN_IN_L_R",
593 "SOC_I2C1_1V8_SDA_1M 573 "SOC_I2C1_1V8_SDA_1M",
594 "SOC_I2C1_1V8_SCL_1M 574 "SOC_I2C1_1V8_SCL_1M",
595 "PS8640_PDN_1V8", 575 "PS8640_PDN_1V8",
596 "MAX98090_LRCLK", 576 "MAX98090_LRCLK",
597 "MAX98090_BCLK", 577 "MAX98090_BCLK",
598 "MAX98090_MCLK", 578 "MAX98090_MCLK",
599 "APOUT_MAX98090_DIN" 579 "APOUT_MAX98090_DIN",
600 "APIN_MAX98090_DOUT" 580 "APIN_MAX98090_DOUT",
601 "SOC_I2C4_1V8_SDA_40 581 "SOC_I2C4_1V8_SDA_400K",
602 "SOC_I2C4_1V8_SCL_40 582 "SOC_I2C4_1V8_SCL_400K";
603 583
604 aud_i2s2: aud_i2s2 { 584 aud_i2s2: aud_i2s2 {
605 pins1 { 585 pins1 {
606 pinmux = <MT8173_PIN_1 586 pinmux = <MT8173_PIN_128_I2S0_LRCK__FUNC_I2S1_WS>,
607 <MT8173_PIN_1 587 <MT8173_PIN_129_I2S0_BCK__FUNC_I2S1_BCK>,
608 <MT8173_PIN_1 588 <MT8173_PIN_130_I2S0_MCK__FUNC_I2S1_MCK>,
609 <MT8173_PIN_1 589 <MT8173_PIN_131_I2S0_DATA0__FUNC_I2S1_DO_1>,
610 <MT8173_PIN_1 590 <MT8173_PIN_12_EINT12__FUNC_I2S2_WS>,
611 <MT8173_PIN_1 591 <MT8173_PIN_13_EINT13__FUNC_I2S2_BCK>,
612 <MT8173_PIN_1 592 <MT8173_PIN_132_I2S0_DATA1__FUNC_I2S2_DI_2>;
613 bias-pull-down; 593 bias-pull-down;
614 }; 594 };
615 }; 595 };
616 596
617 bl_fixed_pins: bl_fixed_pins { 597 bl_fixed_pins: bl_fixed_pins {
618 pins1 { 598 pins1 {
619 pinmux = <MT8173_PIN_3 599 pinmux = <MT8173_PIN_32_UTXD2__FUNC_GPIO32>;
620 output-low; 600 output-low;
621 }; 601 };
622 }; 602 };
623 603
624 bt_wake_pins: bt_wake_pins { 604 bt_wake_pins: bt_wake_pins {
625 pins1 { 605 pins1 {
626 pinmux = <MT8173_PIN_1 606 pinmux = <MT8173_PIN_119_KPROW0__FUNC_GPIO119>;
627 bias-pull-up; 607 bias-pull-up;
628 }; 608 };
629 }; 609 };
630 610
631 disp_pwm0_pins: disp_pwm0_pins { 611 disp_pwm0_pins: disp_pwm0_pins {
632 pins1 { 612 pins1 {
633 pinmux = <MT8173_PIN_8 613 pinmux = <MT8173_PIN_87_DISP_PWM0__FUNC_DISP_PWM0>;
634 output-low; 614 output-low;
635 }; 615 };
636 }; 616 };
637 617
638 gpio_keys_pins: gpio_keys_pins { 618 gpio_keys_pins: gpio_keys_pins {
639 volume_pins { 619 volume_pins {
640 pinmux = <MT8173_PIN_1 620 pinmux = <MT8173_PIN_123_KPCOL1__FUNC_GPIO123>,
641 <MT8173_PIN_1 621 <MT8173_PIN_124_KPCOL2__FUNC_GPIO124>;
642 bias-pull-up; 622 bias-pull-up;
643 }; 623 };
644 624
645 tablet_mode_pins { 625 tablet_mode_pins {
646 pinmux = <MT8173_PIN_1 626 pinmux = <MT8173_PIN_121_KPROW2__FUNC_GPIO121>;
647 bias-pull-up; 627 bias-pull-up;
648 }; 628 };
649 }; 629 };
650 630
651 hdmi_mux_pins: hdmi_mux_pins { 631 hdmi_mux_pins: hdmi_mux_pins {
652 pins1 { 632 pins1 {
653 pinmux = <MT8173_PIN_3 633 pinmux = <MT8173_PIN_36_DAISYNC__FUNC_GPIO36>;
654 }; 634 };
655 }; 635 };
656 636
657 i2c1_pins_a: i2c1 { 637 i2c1_pins_a: i2c1 {
658 da9211_pins { 638 da9211_pins {
659 pinmux = <MT8173_PIN_1 639 pinmux = <MT8173_PIN_15_EINT15__FUNC_GPIO15>;
660 bias-pull-up; 640 bias-pull-up;
661 }; 641 };
662 }; 642 };
663 643
664 mmc0_pins_default: mmc0default { 644 mmc0_pins_default: mmc0default {
665 pins_cmd_dat { 645 pins_cmd_dat {
666 pinmux = <MT8173_PIN_5 646 pinmux = <MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
667 <MT8173_PIN_5 647 <MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
668 <MT8173_PIN_5 648 <MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
669 <MT8173_PIN_6 649 <MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
670 <MT8173_PIN_6 650 <MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
671 <MT8173_PIN_6 651 <MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
672 <MT8173_PIN_6 652 <MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
673 <MT8173_PIN_6 653 <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
674 <MT8173_PIN_6 654 <MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>;
675 bias-pull-up; 655 bias-pull-up;
676 }; 656 };
677 657
678 pins_clk { 658 pins_clk {
679 pinmux = <MT8173_PIN_6 659 pinmux = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
680 bias-pull-down; 660 bias-pull-down;
681 }; 661 };
682 662
683 pins_rst { 663 pins_rst {
684 pinmux = <MT8173_PIN_6 664 pinmux = <MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
685 bias-pull-up; 665 bias-pull-up;
686 }; 666 };
687 }; 667 };
688 668
689 mmc1_pins_default: mmc1default { 669 mmc1_pins_default: mmc1default {
690 pins_cmd_dat { 670 pins_cmd_dat {
691 pinmux = <MT8173_PIN_7 671 pinmux = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
692 <MT8173_PIN_7 672 <MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
693 <MT8173_PIN_7 673 <MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
694 <MT8173_PIN_7 674 <MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
695 <MT8173_PIN_7 675 <MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>;
696 input-enable; 676 input-enable;
697 drive-strength = <MTK_ 677 drive-strength = <MTK_DRIVE_4mA>;
698 bias-pull-up = <MTK_PU 678 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
699 }; 679 };
700 680
701 pins_clk { 681 pins_clk {
702 pinmux = <MT8173_PIN_7 682 pinmux = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
703 bias-pull-down; 683 bias-pull-down;
704 drive-strength = <MTK_ 684 drive-strength = <MTK_DRIVE_4mA>;
705 }; 685 };
706 686
707 pins_insert { 687 pins_insert {
708 pinmux = <MT8173_PIN_1 688 pinmux = <MT8173_PIN_1_EINT1__FUNC_GPIO1>;
709 bias-pull-up; 689 bias-pull-up;
710 }; 690 };
711 }; 691 };
712 692
713 mmc3_pins_default: mmc3default { 693 mmc3_pins_default: mmc3default {
714 pins_dat { 694 pins_dat {
715 pinmux = <MT8173_PIN_2 695 pinmux = <MT8173_PIN_22_MSDC3_DAT0__FUNC_MSDC3_DAT0>,
716 <MT8173_PIN_2 696 <MT8173_PIN_23_MSDC3_DAT1__FUNC_MSDC3_DAT1>,
717 <MT8173_PIN_2 697 <MT8173_PIN_24_MSDC3_DAT2__FUNC_MSDC3_DAT2>,
718 <MT8173_PIN_2 698 <MT8173_PIN_25_MSDC3_DAT3__FUNC_MSDC3_DAT3>;
719 input-enable; 699 input-enable;
720 drive-strength = <MTK_ 700 drive-strength = <MTK_DRIVE_8mA>;
721 bias-pull-up = <MTK_PU 701 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
722 }; 702 };
723 703
724 pins_cmd { 704 pins_cmd {
725 pinmux = <MT8173_PIN_2 705 pinmux = <MT8173_PIN_27_MSDC3_CMD__FUNC_MSDC3_CMD>;
726 input-enable; 706 input-enable;
727 drive-strength = <MTK_ 707 drive-strength = <MTK_DRIVE_8mA>;
728 bias-pull-up = <MTK_PU 708 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
729 }; 709 };
730 710
731 pins_clk { 711 pins_clk {
732 pinmux = <MT8173_PIN_2 712 pinmux = <MT8173_PIN_26_MSDC3_CLK__FUNC_MSDC3_CLK>;
733 bias-pull-down; 713 bias-pull-down;
734 drive-strength = <MTK_ 714 drive-strength = <MTK_DRIVE_8mA>;
735 }; 715 };
736 }; 716 };
737 717
738 mmc0_pins_uhs: mmc0 { 718 mmc0_pins_uhs: mmc0 {
739 pins_cmd_dat { 719 pins_cmd_dat {
740 pinmux = <MT8173_PIN_5 720 pinmux = <MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
741 <MT8173_PIN_5 721 <MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
742 <MT8173_PIN_5 722 <MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
743 <MT8173_PIN_6 723 <MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
744 <MT8173_PIN_6 724 <MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
745 <MT8173_PIN_6 725 <MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
746 <MT8173_PIN_6 726 <MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
747 <MT8173_PIN_6 727 <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
748 <MT8173_PIN_6 728 <MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>;
749 input-enable; 729 input-enable;
750 drive-strength = <MTK_ 730 drive-strength = <MTK_DRIVE_6mA>;
751 bias-pull-up = <MTK_PU 731 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
752 }; 732 };
753 733
754 pins_clk { 734 pins_clk {
755 pinmux = <MT8173_PIN_6 735 pinmux = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
756 drive-strength = <MTK_ 736 drive-strength = <MTK_DRIVE_6mA>;
757 bias-pull-down = <MTK_ 737 bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
758 }; 738 };
759 739
760 pins_ds { 740 pins_ds {
761 pinmux = <MT8173_PIN_6 741 pinmux = <MT8173_PIN_67_MSDC0_DSL__FUNC_MSDC0_DSL>;
762 drive-strength = <MTK_ 742 drive-strength = <MTK_DRIVE_10mA>;
763 bias-pull-down = <MTK_ 743 bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
764 }; 744 };
765 745
766 pins_rst { 746 pins_rst {
767 pinmux = <MT8173_PIN_6 747 pinmux = <MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
768 bias-pull-up; 748 bias-pull-up;
769 }; 749 };
770 }; 750 };
771 751
772 mmc1_pins_uhs: mmc1 { 752 mmc1_pins_uhs: mmc1 {
773 pins_cmd_dat { 753 pins_cmd_dat {
774 pinmux = <MT8173_PIN_7 754 pinmux = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
775 <MT8173_PIN_7 755 <MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
776 <MT8173_PIN_7 756 <MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
777 <MT8173_PIN_7 757 <MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
778 <MT8173_PIN_7 758 <MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>;
779 input-enable; 759 input-enable;
780 drive-strength = <MTK_ 760 drive-strength = <MTK_DRIVE_6mA>;
781 bias-pull-up = <MTK_PU 761 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
782 }; 762 };
783 763
784 pins_clk { 764 pins_clk {
785 pinmux = <MT8173_PIN_7 765 pinmux = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
786 drive-strength = <MTK_ 766 drive-strength = <MTK_DRIVE_8mA>;
787 bias-pull-down = <MTK_ 767 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
788 }; 768 };
789 }; 769 };
790 770
791 mmc3_pins_uhs: mmc3 { 771 mmc3_pins_uhs: mmc3 {
792 pins_dat { 772 pins_dat {
793 pinmux = <MT8173_PIN_2 773 pinmux = <MT8173_PIN_22_MSDC3_DAT0__FUNC_MSDC3_DAT0>,
794 <MT8173_PIN_2 774 <MT8173_PIN_23_MSDC3_DAT1__FUNC_MSDC3_DAT1>,
795 <MT8173_PIN_2 775 <MT8173_PIN_24_MSDC3_DAT2__FUNC_MSDC3_DAT2>,
796 <MT8173_PIN_2 776 <MT8173_PIN_25_MSDC3_DAT3__FUNC_MSDC3_DAT3>;
797 input-enable; 777 input-enable;
798 drive-strength = <MTK_ 778 drive-strength = <MTK_DRIVE_8mA>;
799 bias-pull-up = <MTK_PU 779 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
800 }; 780 };
801 781
802 pins_cmd { 782 pins_cmd {
803 pinmux = <MT8173_PIN_2 783 pinmux = <MT8173_PIN_27_MSDC3_CMD__FUNC_MSDC3_CMD>;
804 input-enable; 784 input-enable;
805 drive-strength = <MTK_ 785 drive-strength = <MTK_DRIVE_8mA>;
806 bias-pull-up = <MTK_PU 786 bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
807 }; 787 };
808 788
809 pins_clk { 789 pins_clk {
810 pinmux = <MT8173_PIN_2 790 pinmux = <MT8173_PIN_26_MSDC3_CLK__FUNC_MSDC3_CLK>;
811 drive-strength = <MTK_ 791 drive-strength = <MTK_DRIVE_8mA>;
812 bias-pull-down = <MTK_ 792 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
813 }; 793 };
814 }; 794 };
815 795
816 nor_gpio1_pins: nor { 796 nor_gpio1_pins: nor {
817 pins1 { 797 pins1 {
818 pinmux = <MT8173_PIN_6 798 pinmux = <MT8173_PIN_6_EINT6__FUNC_SFCS0>,
819 <MT8173_PIN_7 799 <MT8173_PIN_7_EINT7__FUNC_SFHOLD>,
820 <MT8173_PIN_8 800 <MT8173_PIN_8_EINT8__FUNC_SFIN>;
821 input-enable; 801 input-enable;
822 drive-strength = <MTK_ 802 drive-strength = <MTK_DRIVE_4mA>;
823 bias-pull-up; 803 bias-pull-up;
824 }; 804 };
825 805
826 pins2 { 806 pins2 {
827 pinmux = <MT8173_PIN_5 807 pinmux = <MT8173_PIN_5_EINT5__FUNC_SFOUT>;
828 drive-strength = <MTK_ 808 drive-strength = <MTK_DRIVE_4mA>;
829 bias-pull-up; 809 bias-pull-up;
830 }; 810 };
831 811
832 pins_clk { 812 pins_clk {
833 pinmux = <MT8173_PIN_9 813 pinmux = <MT8173_PIN_9_EINT9__FUNC_SFCK>;
834 input-enable; 814 input-enable;
835 drive-strength = <MTK_ 815 drive-strength = <MTK_DRIVE_4mA>;
836 bias-pull-up; 816 bias-pull-up;
837 }; 817 };
838 }; 818 };
839 819
840 panel_backlight_en_pins: panel_backlig <<
841 pins1 { <<
842 pinmux = <MT8173_PIN_9 <<
843 }; <<
844 }; <<
845 <<
846 panel_fixed_pins: panel_fixed_pins { 820 panel_fixed_pins: panel_fixed_pins {
847 pins1 { 821 pins1 {
848 pinmux = <MT8173_PIN_4 822 pinmux = <MT8173_PIN_41_CMMCLK__FUNC_GPIO41>;
849 }; 823 };
850 }; 824 };
851 825
852 ps8640_pins: ps8640_pins { 826 ps8640_pins: ps8640_pins {
853 pins1 { 827 pins1 {
854 pinmux = <MT8173_PIN_9 828 pinmux = <MT8173_PIN_92_PCM_CLK__FUNC_GPIO92>,
855 <MT8173_PIN_1 829 <MT8173_PIN_115_URTS0__FUNC_GPIO115>,
856 <MT8173_PIN_1 830 <MT8173_PIN_127_LCM_RST__FUNC_GPIO127>;
857 }; 831 };
858 }; 832 };
859 833
860 ps8640_fixed_pins: ps8640_fixed_pins { 834 ps8640_fixed_pins: ps8640_fixed_pins {
861 pins1 { 835 pins1 {
862 pinmux = <MT8173_PIN_3 836 pinmux = <MT8173_PIN_30_URTS2__FUNC_GPIO30>;
863 }; 837 };
864 }; 838 };
865 839
866 rt5650_irq: rt5650_irq { 840 rt5650_irq: rt5650_irq {
867 pins1 { 841 pins1 {
868 pinmux = <MT8173_PIN_3 842 pinmux = <MT8173_PIN_3_EINT3__FUNC_GPIO3>;
869 bias-pull-down; 843 bias-pull-down;
870 }; 844 };
871 }; 845 };
872 846
873 sdio_fixed_3v3_pins: sdio_fixed_3v3_pi 847 sdio_fixed_3v3_pins: sdio_fixed_3v3_pins {
874 pins1 { 848 pins1 {
875 pinmux = <MT8173_PIN_8 849 pinmux = <MT8173_PIN_85_AUD_DAT_MOSI__FUNC_GPIO85>;
876 output-low; 850 output-low;
877 }; 851 };
878 }; 852 };
879 853
880 spi_pins_a: spi1 { 854 spi_pins_a: spi1 {
881 pins1 { 855 pins1 {
882 pinmux = <MT8173_PIN_0 856 pinmux = <MT8173_PIN_0_EINT0__FUNC_GPIO0>;
883 bias-pull-up; 857 bias-pull-up;
884 }; 858 };
885 859
886 pins_spi { 860 pins_spi {
887 pinmux = <MT8173_PIN_1 861 pinmux = <MT8173_PIN_102_MSDC2_DAT2__FUNC_SPI_CK_1_>,
888 <MT8173_PIN_1 862 <MT8173_PIN_103_MSDC2_DAT3__FUNC_SPI_MI_1_>,
889 <MT8173_PIN_1 863 <MT8173_PIN_104_MSDC2_CLK__FUNC_SPI_MO_1_>,
890 <MT8173_PIN_1 864 <MT8173_PIN_105_MSDC2_CMD__FUNC_SPI_CS_1_>;
891 bias-disable; 865 bias-disable;
892 }; 866 };
893 }; 867 };
894 868
895 trackpad_irq: trackpad_irq { 869 trackpad_irq: trackpad_irq {
896 pins1 { 870 pins1 {
897 pinmux = <MT8173_PIN_1 871 pinmux = <MT8173_PIN_117_URXD3__FUNC_GPIO117>;
898 input-enable; 872 input-enable;
899 bias-pull-up; 873 bias-pull-up;
900 }; 874 };
901 }; 875 };
902 876
903 usb_pins: usb { 877 usb_pins: usb {
904 pins1 { 878 pins1 {
905 pinmux = <MT8173_PIN_1 879 pinmux = <MT8173_PIN_101_MSDC2_DAT1__FUNC_GPIO101>;
906 output-high; 880 output-high;
907 bias-disable; 881 bias-disable;
908 }; 882 };
909 }; 883 };
910 884
911 wifi_wake_pins: wifi_wake_pins { 885 wifi_wake_pins: wifi_wake_pins {
912 pins1 { 886 pins1 {
913 pinmux = <MT8173_PIN_3 887 pinmux = <MT8173_PIN_38_CONN_RST__FUNC_GPIO38>;
914 bias-pull-up; 888 bias-pull-up;
915 }; 889 };
916 }; 890 };
917 }; 891 };
918 892
919 &pwm0 { 893 &pwm0 {
920 pinctrl-names = "default"; <<
921 pinctrl-0 = <&disp_pwm0_pins>; <<
922 status = "okay"; 894 status = "okay";
923 }; 895 };
924 896
925 &pwrap { 897 &pwrap {
926 pmic: pmic { !! 898 pmic: mt6397 {
927 compatible = "mediatek,mt6397" 899 compatible = "mediatek,mt6397";
928 #address-cells = <1>; 900 #address-cells = <1>;
929 #size-cells = <1>; 901 #size-cells = <1>;
930 interrupts-extended = <&pio 11 !! 902 interrupt-parent = <&pio>;
>> 903 interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
931 interrupt-controller; 904 interrupt-controller;
932 #interrupt-cells = <2>; 905 #interrupt-cells = <2>;
933 906
934 clock: mt6397clock { 907 clock: mt6397clock {
935 compatible = "mediatek 908 compatible = "mediatek,mt6397-clk";
936 #clock-cells = <1>; 909 #clock-cells = <1>;
937 }; 910 };
938 911
939 pio6397: pinctrl { 912 pio6397: pinctrl {
940 compatible = "mediatek 913 compatible = "mediatek,mt6397-pinctrl";
>> 914 pins-are-numbered;
941 gpio-controller; 915 gpio-controller;
942 #gpio-cells = <2>; 916 #gpio-cells = <2>;
943 }; 917 };
944 918
945 regulator: mt6397regulator { 919 regulator: mt6397regulator {
946 compatible = "mediatek 920 compatible = "mediatek,mt6397-regulator";
947 921
948 mt6397_vpca15_reg: buc 922 mt6397_vpca15_reg: buck_vpca15 {
949 regulator-comp 923 regulator-compatible = "buck_vpca15";
950 regulator-name 924 regulator-name = "vpca15";
951 regulator-min- 925 regulator-min-microvolt = < 700000>;
952 regulator-max- 926 regulator-max-microvolt = <1350000>;
953 regulator-ramp 927 regulator-ramp-delay = <12500>;
954 regulator-alwa 928 regulator-always-on;
955 regulator-allo 929 regulator-allowed-modes = <0 1>;
956 }; 930 };
957 931
958 mt6397_vpca7_reg: buck 932 mt6397_vpca7_reg: buck_vpca7 {
959 regulator-comp 933 regulator-compatible = "buck_vpca7";
960 regulator-name 934 regulator-name = "vpca7";
961 regulator-min- 935 regulator-min-microvolt = < 700000>;
962 regulator-max- 936 regulator-max-microvolt = <1350000>;
963 regulator-ramp 937 regulator-ramp-delay = <12500>;
964 regulator-enab 938 regulator-enable-ramp-delay = <115>;
965 regulator-alwa 939 regulator-always-on;
966 }; 940 };
967 941
968 mt6397_vsramca15_reg: 942 mt6397_vsramca15_reg: buck_vsramca15 {
969 regulator-comp 943 regulator-compatible = "buck_vsramca15";
970 regulator-name 944 regulator-name = "vsramca15";
971 regulator-min- 945 regulator-min-microvolt = < 700000>;
972 regulator-max- 946 regulator-max-microvolt = <1350000>;
973 regulator-ramp 947 regulator-ramp-delay = <12500>;
974 regulator-alwa 948 regulator-always-on;
975 }; 949 };
976 950
977 mt6397_vsramca7_reg: b 951 mt6397_vsramca7_reg: buck_vsramca7 {
978 regulator-comp 952 regulator-compatible = "buck_vsramca7";
979 regulator-name 953 regulator-name = "vsramca7";
980 regulator-min- 954 regulator-min-microvolt = < 700000>;
981 regulator-max- 955 regulator-max-microvolt = <1350000>;
982 regulator-ramp 956 regulator-ramp-delay = <12500>;
983 regulator-alwa 957 regulator-always-on;
984 }; 958 };
985 959
986 mt6397_vcore_reg: buck 960 mt6397_vcore_reg: buck_vcore {
987 regulator-comp 961 regulator-compatible = "buck_vcore";
988 regulator-name 962 regulator-name = "vcore";
989 regulator-min- 963 regulator-min-microvolt = < 700000>;
990 regulator-max- 964 regulator-max-microvolt = <1350000>;
991 regulator-ramp 965 regulator-ramp-delay = <12500>;
992 regulator-alwa 966 regulator-always-on;
993 }; 967 };
994 968
995 mt6397_vgpu_reg: buck_ 969 mt6397_vgpu_reg: buck_vgpu {
996 regulator-comp 970 regulator-compatible = "buck_vgpu";
997 regulator-name 971 regulator-name = "vgpu";
998 regulator-min- 972 regulator-min-microvolt = < 700000>;
999 regulator-max- 973 regulator-max-microvolt = <1350000>;
1000 regulator-ram 974 regulator-ramp-delay = <12500>;
1001 regulator-ena 975 regulator-enable-ramp-delay = <115>;
1002 }; 976 };
1003 977
1004 mt6397_vdrm_reg: buck 978 mt6397_vdrm_reg: buck_vdrm {
1005 regulator-com 979 regulator-compatible = "buck_vdrm";
1006 regulator-nam 980 regulator-name = "vdrm";
1007 regulator-min 981 regulator-min-microvolt = <1200000>;
1008 regulator-max 982 regulator-max-microvolt = <1400000>;
1009 regulator-ram 983 regulator-ramp-delay = <12500>;
1010 regulator-alw 984 regulator-always-on;
1011 }; 985 };
1012 986
1013 mt6397_vio18_reg: buc 987 mt6397_vio18_reg: buck_vio18 {
1014 regulator-com 988 regulator-compatible = "buck_vio18";
1015 regulator-nam 989 regulator-name = "vio18";
1016 regulator-min 990 regulator-min-microvolt = <1620000>;
1017 regulator-max 991 regulator-max-microvolt = <1980000>;
1018 regulator-ram 992 regulator-ramp-delay = <12500>;
1019 regulator-alw 993 regulator-always-on;
1020 }; 994 };
1021 995
1022 mt6397_vtcxo_reg: ldo 996 mt6397_vtcxo_reg: ldo_vtcxo {
1023 regulator-com 997 regulator-compatible = "ldo_vtcxo";
1024 regulator-nam 998 regulator-name = "vtcxo";
1025 regulator-alw 999 regulator-always-on;
1026 }; 1000 };
1027 1001
1028 mt6397_va28_reg: ldo_ 1002 mt6397_va28_reg: ldo_va28 {
1029 regulator-com 1003 regulator-compatible = "ldo_va28";
1030 regulator-nam 1004 regulator-name = "va28";
1031 }; 1005 };
1032 1006
1033 mt6397_vcama_reg: ldo 1007 mt6397_vcama_reg: ldo_vcama {
1034 regulator-com 1008 regulator-compatible = "ldo_vcama";
1035 regulator-nam 1009 regulator-name = "vcama";
1036 regulator-min 1010 regulator-min-microvolt = <1800000>;
1037 regulator-max 1011 regulator-max-microvolt = <1800000>;
1038 regulator-ena 1012 regulator-enable-ramp-delay = <218>;
1039 }; 1013 };
1040 1014
1041 mt6397_vio28_reg: ldo 1015 mt6397_vio28_reg: ldo_vio28 {
1042 regulator-com 1016 regulator-compatible = "ldo_vio28";
1043 regulator-nam 1017 regulator-name = "vio28";
1044 regulator-alw 1018 regulator-always-on;
1045 }; 1019 };
1046 1020
1047 mt6397_vusb_reg: ldo_ 1021 mt6397_vusb_reg: ldo_vusb {
1048 regulator-com 1022 regulator-compatible = "ldo_vusb";
1049 regulator-nam 1023 regulator-name = "vusb";
1050 }; 1024 };
1051 1025
1052 mt6397_vmc_reg: ldo_v 1026 mt6397_vmc_reg: ldo_vmc {
1053 regulator-com 1027 regulator-compatible = "ldo_vmc";
1054 regulator-nam 1028 regulator-name = "vmc";
1055 regulator-min 1029 regulator-min-microvolt = <1800000>;
1056 regulator-max 1030 regulator-max-microvolt = <3300000>;
1057 regulator-ena 1031 regulator-enable-ramp-delay = <218>;
1058 }; 1032 };
1059 1033
1060 mt6397_vmch_reg: ldo_ 1034 mt6397_vmch_reg: ldo_vmch {
1061 regulator-com 1035 regulator-compatible = "ldo_vmch";
1062 regulator-nam 1036 regulator-name = "vmch";
1063 regulator-min 1037 regulator-min-microvolt = <3000000>;
1064 regulator-max 1038 regulator-max-microvolt = <3300000>;
1065 regulator-ena 1039 regulator-enable-ramp-delay = <218>;
1066 }; 1040 };
1067 1041
1068 mt6397_vemc_3v3_reg: 1042 mt6397_vemc_3v3_reg: ldo_vemc3v3 {
1069 regulator-com 1043 regulator-compatible = "ldo_vemc3v3";
1070 regulator-nam 1044 regulator-name = "vemc_3v3";
1071 regulator-min 1045 regulator-min-microvolt = <3000000>;
1072 regulator-max 1046 regulator-max-microvolt = <3300000>;
1073 regulator-ena 1047 regulator-enable-ramp-delay = <218>;
1074 }; 1048 };
1075 1049
1076 mt6397_vgp1_reg: ldo_ 1050 mt6397_vgp1_reg: ldo_vgp1 {
1077 regulator-com 1051 regulator-compatible = "ldo_vgp1";
1078 regulator-nam 1052 regulator-name = "vcamd";
1079 regulator-min 1053 regulator-min-microvolt = <1800000>;
1080 regulator-max 1054 regulator-max-microvolt = <1800000>;
1081 regulator-ena 1055 regulator-enable-ramp-delay = <240>;
1082 }; 1056 };
1083 1057
1084 mt6397_vgp2_reg: ldo_ 1058 mt6397_vgp2_reg: ldo_vgp2 {
1085 regulator-com 1059 regulator-compatible = "ldo_vgp2";
1086 regulator-nam 1060 regulator-name = "vcamio";
1087 regulator-min 1061 regulator-min-microvolt = <3300000>;
1088 regulator-max 1062 regulator-max-microvolt = <3300000>;
1089 regulator-ena 1063 regulator-enable-ramp-delay = <218>;
1090 }; 1064 };
1091 1065
1092 mt6397_vgp3_reg: ldo_ 1066 mt6397_vgp3_reg: ldo_vgp3 {
1093 regulator-com 1067 regulator-compatible = "ldo_vgp3";
1094 regulator-nam 1068 regulator-name = "vcamaf";
1095 regulator-min 1069 regulator-min-microvolt = <1800000>;
1096 regulator-max 1070 regulator-max-microvolt = <1800000>;
1097 regulator-ena 1071 regulator-enable-ramp-delay = <218>;
1098 }; 1072 };
1099 1073
1100 mt6397_vgp4_reg: ldo_ 1074 mt6397_vgp4_reg: ldo_vgp4 {
1101 regulator-com 1075 regulator-compatible = "ldo_vgp4";
1102 regulator-nam 1076 regulator-name = "vgp4";
1103 regulator-min 1077 regulator-min-microvolt = <1200000>;
1104 regulator-max 1078 regulator-max-microvolt = <3300000>;
1105 regulator-ena 1079 regulator-enable-ramp-delay = <218>;
1106 }; 1080 };
1107 1081
1108 mt6397_vgp5_reg: ldo_ 1082 mt6397_vgp5_reg: ldo_vgp5 {
1109 regulator-com 1083 regulator-compatible = "ldo_vgp5";
1110 regulator-nam 1084 regulator-name = "vgp5";
1111 regulator-min 1085 regulator-min-microvolt = <1200000>;
1112 regulator-max 1086 regulator-max-microvolt = <3000000>;
1113 regulator-ena 1087 regulator-enable-ramp-delay = <218>;
1114 }; 1088 };
1115 1089
1116 mt6397_vgp6_reg: ldo_ 1090 mt6397_vgp6_reg: ldo_vgp6 {
1117 regulator-com 1091 regulator-compatible = "ldo_vgp6";
1118 regulator-nam 1092 regulator-name = "vgp6";
1119 regulator-min 1093 regulator-min-microvolt = <3300000>;
1120 regulator-max 1094 regulator-max-microvolt = <3300000>;
1121 regulator-ena 1095 regulator-enable-ramp-delay = <218>;
1122 regulator-alw 1096 regulator-always-on;
1123 }; 1097 };
1124 1098
1125 mt6397_vibr_reg: ldo_ 1099 mt6397_vibr_reg: ldo_vibr {
1126 regulator-com 1100 regulator-compatible = "ldo_vibr";
1127 regulator-nam 1101 regulator-name = "vibr";
1128 regulator-min 1102 regulator-min-microvolt = <1300000>;
1129 regulator-max 1103 regulator-max-microvolt = <3300000>;
1130 regulator-ena 1104 regulator-enable-ramp-delay = <218>;
1131 }; 1105 };
1132 }; 1106 };
1133 1107
1134 rtc: mt6397rtc { 1108 rtc: mt6397rtc {
1135 compatible = "mediate 1109 compatible = "mediatek,mt6397-rtc";
1136 }; 1110 };
>> 1111
>> 1112 syscfg_pctl_pmic: syscfg_pctl_pmic@c000 {
>> 1113 compatible = "mediatek,mt6397-pctl-pmic-syscfg",
>> 1114 "syscon";
>> 1115 reg = <0 0x0000c000 0 0x0108>;
>> 1116 };
1137 }; 1117 };
1138 }; 1118 };
1139 1119
1140 &spi { 1120 &spi {
1141 pinctrl-names = "default"; 1121 pinctrl-names = "default";
1142 pinctrl-0 = <&spi_pins_a>; 1122 pinctrl-0 = <&spi_pins_a>;
1143 mediatek,pad-select = <1>; 1123 mediatek,pad-select = <1>;
1144 status = "okay"; 1124 status = "okay";
1145 /* clients */ 1125 /* clients */
1146 cros_ec: ec@0 { 1126 cros_ec: ec@0 {
1147 compatible = "google,cros-ec- 1127 compatible = "google,cros-ec-spi";
1148 reg = <0x0>; 1128 reg = <0x0>;
1149 spi-max-frequency = <12000000 1129 spi-max-frequency = <12000000>;
1150 interrupts-extended = <&pio 0 !! 1130 interrupt-parent = <&pio>;
>> 1131 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
1151 google,cros-ec-spi-msg-delay 1132 google,cros-ec-spi-msg-delay = <500>;
1152 wakeup-source; <<
1153 1133
1154 i2c_tunnel: i2c-tunnel0 { 1134 i2c_tunnel: i2c-tunnel0 {
1155 compatible = "google, 1135 compatible = "google,cros-ec-i2c-tunnel";
1156 google,remote-bus = < 1136 google,remote-bus = <0>;
1157 #address-cells = <1>; 1137 #address-cells = <1>;
1158 #size-cells = <0>; 1138 #size-cells = <0>;
1159 1139
1160 battery: sbs-battery@ 1140 battery: sbs-battery@b {
1161 compatible = 1141 compatible = "sbs,sbs-battery";
1162 reg = <0xb>; 1142 reg = <0xb>;
1163 sbs,i2c-retry 1143 sbs,i2c-retry-count = <2>;
1164 sbs,poll-retr 1144 sbs,poll-retry-count = <1>;
1165 }; 1145 };
1166 }; 1146 };
1167 }; 1147 };
1168 }; 1148 };
1169 1149
1170 &ssusb { 1150 &ssusb {
1171 dr_mode = "host"; 1151 dr_mode = "host";
1172 wakeup-source; 1152 wakeup-source;
1173 vusb33-supply = <&mt6397_vusb_reg>; 1153 vusb33-supply = <&mt6397_vusb_reg>;
1174 status = "okay"; 1154 status = "okay";
1175 }; 1155 };
1176 1156
1177 &thermal { 1157 &thermal {
1178 bank0-supply = <&mt6397_vpca15_reg>; 1158 bank0-supply = <&mt6397_vpca15_reg>;
1179 bank1-supply = <&da9211_vcpu_reg>; 1159 bank1-supply = <&da9211_vcpu_reg>;
1180 }; 1160 };
1181 1161
1182 &uart0 { 1162 &uart0 {
1183 status = "okay"; 1163 status = "okay";
1184 }; 1164 };
1185 1165
1186 &usb_host { 1166 &usb_host {
1187 pinctrl-names = "default"; 1167 pinctrl-names = "default";
1188 pinctrl-0 = <&usb_pins>; 1168 pinctrl-0 = <&usb_pins>;
1189 vusb33-supply = <&mt6397_vusb_reg>; 1169 vusb33-supply = <&mt6397_vusb_reg>;
1190 status = "okay"; 1170 status = "okay";
1191 }; 1171 };
1192 1172
1193 #include <arm/cros-ec-keyboard.dtsi> 1173 #include <arm/cros-ec-keyboard.dtsi>
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.