1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* 2 /*
3 * Copyright (C) 2021 MediaTek Inc. 3 * Copyright (C) 2021 MediaTek Inc.
4 */ 4 */
5 5
6 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/spmi/spmi.h> 7 #include <dt-bindings/spmi/spmi.h>
8 #include "mt8195.dtsi" 8 #include "mt8195.dtsi"
9 #include "mt6359.dtsi" 9 #include "mt6359.dtsi"
10 10
11 / { 11 / {
12 aliases { 12 aliases {
13 i2c0 = &i2c0; 13 i2c0 = &i2c0;
14 i2c1 = &i2c1; 14 i2c1 = &i2c1;
15 i2c2 = &i2c2; 15 i2c2 = &i2c2;
16 i2c3 = &i2c3; 16 i2c3 = &i2c3;
17 i2c4 = &i2c4; 17 i2c4 = &i2c4;
18 i2c5 = &i2c5; 18 i2c5 = &i2c5;
19 i2c7 = &i2c7; 19 i2c7 = &i2c7;
20 mmc0 = &mmc0; 20 mmc0 = &mmc0;
21 mmc1 = &mmc1; 21 mmc1 = &mmc1;
22 serial0 = &uart0; 22 serial0 = &uart0;
23 }; 23 };
24 24
25 backlight_lcd0: backlight-lcd0 { <<
26 compatible = "pwm-backlight"; <<
27 brightness-levels = <0 1023>; <<
28 default-brightness-level = <57 <<
29 enable-gpios = <&pio 82 GPIO_A <<
30 num-interpolated-steps = <1023 <<
31 pwms = <&disp_pwm0 0 500000>; <<
32 power-supply = <&ppvar_sys>; <<
33 }; <<
34 <<
35 chosen { 25 chosen {
36 stdout-path = "serial0:115200n 26 stdout-path = "serial0:115200n8";
37 }; 27 };
38 28
39 dmic-codec { 29 dmic-codec {
40 compatible = "dmic-codec"; 30 compatible = "dmic-codec";
41 num-channels = <2>; 31 num-channels = <2>;
42 wakeup-delay-ms = <50>; 32 wakeup-delay-ms = <50>;
43 }; 33 };
44 34
45 memory@40000000 { 35 memory@40000000 {
46 device_type = "memory"; 36 device_type = "memory";
47 reg = <0 0x40000000 0 0x800000 37 reg = <0 0x40000000 0 0x80000000>;
48 }; 38 };
49 39
50 pp3300_disp_x: regulator-pp3300-disp-x <<
51 compatible = "regulator-fixed" <<
52 regulator-name = "pp3300_disp_ <<
53 regulator-min-microvolt = <330 <<
54 regulator-max-microvolt = <330 <<
55 regulator-enable-ramp-delay = <<
56 enable-active-high; <<
57 gpio = <&pio 55 GPIO_ACTIVE_HI <<
58 pinctrl-names = "default"; <<
59 pinctrl-0 = <&panel_fixed_pins <<
60 vin-supply = <&pp3300_z2>; <<
61 }; <<
62 <<
63 /* system wide LDO 3.3V power rail */ 40 /* system wide LDO 3.3V power rail */
64 pp3300_z5: regulator-pp3300-ldo-z5 { 41 pp3300_z5: regulator-pp3300-ldo-z5 {
65 compatible = "regulator-fixed" 42 compatible = "regulator-fixed";
66 regulator-name = "pp3300_ldo_z 43 regulator-name = "pp3300_ldo_z5";
67 regulator-always-on; 44 regulator-always-on;
68 regulator-boot-on; 45 regulator-boot-on;
69 regulator-min-microvolt = <330 46 regulator-min-microvolt = <3300000>;
70 regulator-max-microvolt = <330 47 regulator-max-microvolt = <3300000>;
71 vin-supply = <&ppvar_sys>; 48 vin-supply = <&ppvar_sys>;
72 }; 49 };
73 50
74 /* separately switched 3.3V power rail 51 /* separately switched 3.3V power rail */
75 pp3300_s3: regulator-pp3300-s3 { 52 pp3300_s3: regulator-pp3300-s3 {
76 compatible = "regulator-fixed" 53 compatible = "regulator-fixed";
77 regulator-name = "pp3300_s3"; 54 regulator-name = "pp3300_s3";
78 /* automatically sequenced by 55 /* automatically sequenced by PMIC EXT_PMIC_EN2 */
79 regulator-always-on; 56 regulator-always-on;
80 regulator-boot-on; 57 regulator-boot-on;
81 regulator-min-microvolt = <330 58 regulator-min-microvolt = <3300000>;
82 regulator-max-microvolt = <330 59 regulator-max-microvolt = <3300000>;
83 vin-supply = <&pp3300_z2>; 60 vin-supply = <&pp3300_z2>;
84 }; 61 };
85 62
86 /* system wide 3.3V power rail */ 63 /* system wide 3.3V power rail */
87 pp3300_z2: regulator-pp3300-z2 { 64 pp3300_z2: regulator-pp3300-z2 {
88 compatible = "regulator-fixed" 65 compatible = "regulator-fixed";
89 regulator-name = "pp3300_z2"; 66 regulator-name = "pp3300_z2";
90 /* EN pin tied to pp4200_z2, w 67 /* EN pin tied to pp4200_z2, which is controlled by EC */
91 regulator-always-on; 68 regulator-always-on;
92 regulator-boot-on; 69 regulator-boot-on;
93 regulator-min-microvolt = <330 70 regulator-min-microvolt = <3300000>;
94 regulator-max-microvolt = <330 71 regulator-max-microvolt = <3300000>;
95 vin-supply = <&ppvar_sys>; 72 vin-supply = <&ppvar_sys>;
96 }; 73 };
97 74
98 /* system wide 4.2V power rail */ 75 /* system wide 4.2V power rail */
99 pp4200_z2: regulator-pp4200-z2 { 76 pp4200_z2: regulator-pp4200-z2 {
100 compatible = "regulator-fixed" 77 compatible = "regulator-fixed";
101 regulator-name = "pp4200_z2"; 78 regulator-name = "pp4200_z2";
102 /* controlled by EC */ 79 /* controlled by EC */
103 regulator-always-on; 80 regulator-always-on;
104 regulator-boot-on; 81 regulator-boot-on;
105 regulator-min-microvolt = <420 82 regulator-min-microvolt = <4200000>;
106 regulator-max-microvolt = <420 83 regulator-max-microvolt = <4200000>;
107 vin-supply = <&ppvar_sys>; 84 vin-supply = <&ppvar_sys>;
108 }; 85 };
109 86
110 /* system wide switching 5.0V power ra 87 /* system wide switching 5.0V power rail */
111 pp5000_s5: regulator-pp5000-s5 { 88 pp5000_s5: regulator-pp5000-s5 {
112 compatible = "regulator-fixed" 89 compatible = "regulator-fixed";
113 regulator-name = "pp5000_s5"; 90 regulator-name = "pp5000_s5";
114 /* controlled by EC */ 91 /* controlled by EC */
115 regulator-always-on; 92 regulator-always-on;
116 regulator-boot-on; 93 regulator-boot-on;
117 regulator-min-microvolt = <500 94 regulator-min-microvolt = <5000000>;
118 regulator-max-microvolt = <500 95 regulator-max-microvolt = <5000000>;
119 vin-supply = <&ppvar_sys>; 96 vin-supply = <&ppvar_sys>;
120 }; 97 };
121 98
122 /* system wide semi-regulated power ra 99 /* system wide semi-regulated power rail from battery or USB */
123 ppvar_sys: regulator-ppvar-sys { 100 ppvar_sys: regulator-ppvar-sys {
124 compatible = "regulator-fixed" 101 compatible = "regulator-fixed";
125 regulator-name = "ppvar_sys"; 102 regulator-name = "ppvar_sys";
126 regulator-always-on; 103 regulator-always-on;
127 regulator-boot-on; 104 regulator-boot-on;
128 }; 105 };
129 106
130 /* Murata NCP03WF104F05RL */ <<
131 tboard_thermistor1: thermal-sensor-t1 <<
132 compatible = "generic-adc-ther <<
133 #thermal-sensor-cells = <0>; <<
134 io-channels = <&auxadc 0>; <<
135 io-channel-names = "sensor-cha <<
136 temperature-lookup-table = < <<
137 <<
138 <<
139 <<
140 <<
141 <<
142 <<
143 <<
144 <<
145 <<
146 <<
147 <<
148 <<
149 <<
150 <<
151 <<
152 <<
153 <<
154 <<
155 <<
156 <<
157 <<
158 <<
159 <<
160 <<
161 <<
162 <<
163 <<
164 }; <<
165 <<
166 tboard_thermistor2: thermal-sensor-t2 <<
167 compatible = "generic-adc-ther <<
168 #thermal-sensor-cells = <0>; <<
169 io-channels = <&auxadc 1>; <<
170 io-channel-names = "sensor-cha <<
171 temperature-lookup-table = < <<
172 <<
173 <<
174 <<
175 <<
176 <<
177 <<
178 <<
179 <<
180 <<
181 <<
182 <<
183 <<
184 <<
185 <<
186 <<
187 <<
188 <<
189 <<
190 <<
191 <<
192 <<
193 <<
194 <<
195 <<
196 <<
197 <<
198 <<
199 }; <<
200 <<
201 usb_vbus: regulator-5v0-usb-vbus { 107 usb_vbus: regulator-5v0-usb-vbus {
202 compatible = "regulator-fixed" 108 compatible = "regulator-fixed";
203 regulator-name = "usb-vbus"; 109 regulator-name = "usb-vbus";
204 regulator-min-microvolt = <500 110 regulator-min-microvolt = <5000000>;
205 regulator-max-microvolt = <500 111 regulator-max-microvolt = <5000000>;
206 enable-active-high; 112 enable-active-high;
207 regulator-always-on; 113 regulator-always-on;
208 }; 114 };
209 115
210 reserved_memory: reserved-memory { 116 reserved_memory: reserved-memory {
211 #address-cells = <2>; 117 #address-cells = <2>;
212 #size-cells = <2>; 118 #size-cells = <2>;
213 ranges; 119 ranges;
214 120
215 scp_mem: memory@50000000 { 121 scp_mem: memory@50000000 {
216 compatible = "shared-d 122 compatible = "shared-dma-pool";
217 reg = <0 0x50000000 0 123 reg = <0 0x50000000 0 0x2900000>;
218 no-map; 124 no-map;
219 }; 125 };
220 126
221 adsp_mem: memory@60000000 { 127 adsp_mem: memory@60000000 {
222 compatible = "shared-d 128 compatible = "shared-dma-pool";
223 reg = <0 0x60000000 0 129 reg = <0 0x60000000 0 0xd80000>;
224 no-map; 130 no-map;
225 }; 131 };
226 132
227 afe_mem: memory@60d80000 { 133 afe_mem: memory@60d80000 {
228 compatible = "shared-d 134 compatible = "shared-dma-pool";
229 reg = <0 0x60d80000 0 135 reg = <0 0x60d80000 0 0x100000>;
230 no-map; 136 no-map;
231 }; 137 };
232 138
233 adsp_device_mem: memory@60e800 139 adsp_device_mem: memory@60e80000 {
234 compatible = "shared-d 140 compatible = "shared-dma-pool";
235 reg = <0 0x60e80000 0 141 reg = <0 0x60e80000 0 0x280000>;
236 no-map; 142 no-map;
237 }; 143 };
238 }; 144 };
239 145
240 spk_amplifier: rt1019p { 146 spk_amplifier: rt1019p {
241 compatible = "realtek,rt1019p" 147 compatible = "realtek,rt1019p";
242 label = "rt1019p"; 148 label = "rt1019p";
243 #sound-dai-cells = <0>; <<
244 pinctrl-names = "default"; 149 pinctrl-names = "default";
245 pinctrl-0 = <&rt1019p_pins_def 150 pinctrl-0 = <&rt1019p_pins_default>;
246 sdb-gpios = <&pio 100 GPIO_ACT 151 sdb-gpios = <&pio 100 GPIO_ACTIVE_HIGH>;
247 }; 152 };
248 }; 153 };
249 154
250 &adsp { 155 &adsp {
251 status = "okay"; 156 status = "okay";
252 157
253 memory-region = <&adsp_device_mem>, <& 158 memory-region = <&adsp_device_mem>, <&adsp_mem>;
254 }; 159 };
255 160
256 &afe { 161 &afe {
257 status = "okay"; 162 status = "okay";
258 163
259 mediatek,etdm-in2-cowork-source = <2>; 164 mediatek,etdm-in2-cowork-source = <2>;
260 mediatek,etdm-out2-cowork-source = <0> 165 mediatek,etdm-out2-cowork-source = <0>;
261 memory-region = <&afe_mem>; 166 memory-region = <&afe_mem>;
262 }; 167 };
263 168
264 &auxadc { <<
265 status = "okay"; <<
266 }; <<
267 <<
268 &cpu0 { <<
269 cpu-supply = <&mt6359_vcore_buck_reg>; <<
270 }; <<
271 <<
272 &cpu1 { <<
273 cpu-supply = <&mt6359_vcore_buck_reg>; <<
274 }; <<
275 <<
276 &cpu2 { <<
277 cpu-supply = <&mt6359_vcore_buck_reg>; <<
278 }; <<
279 <<
280 &cpu3 { <<
281 cpu-supply = <&mt6359_vcore_buck_reg>; <<
282 }; <<
283 <<
284 &cpu4 { <<
285 cpu-supply = <&mt6315_6_vbuck1>; <<
286 }; <<
287 <<
288 &cpu5 { <<
289 cpu-supply = <&mt6315_6_vbuck1>; <<
290 }; <<
291 <<
292 &cpu6 { <<
293 cpu-supply = <&mt6315_6_vbuck1>; <<
294 }; <<
295 <<
296 &cpu7 { <<
297 cpu-supply = <&mt6315_6_vbuck1>; <<
298 }; <<
299 <<
300 &dp_intf0 { 169 &dp_intf0 {
301 status = "okay"; 170 status = "okay";
302 171
303 port { 172 port {
304 dp_intf0_out: endpoint { 173 dp_intf0_out: endpoint {
305 remote-endpoint = <&ed 174 remote-endpoint = <&edp_in>;
306 }; 175 };
307 }; 176 };
308 }; 177 };
309 178
310 &dp_intf1 { 179 &dp_intf1 {
311 status = "okay"; 180 status = "okay";
312 181
313 port { 182 port {
314 dp_intf1_out: endpoint { 183 dp_intf1_out: endpoint {
315 remote-endpoint = <&dp 184 remote-endpoint = <&dptx_in>;
316 }; 185 };
317 }; 186 };
318 }; 187 };
319 188
320 &edp_tx { 189 &edp_tx {
321 status = "okay"; 190 status = "okay";
322 191
323 pinctrl-names = "default"; 192 pinctrl-names = "default";
324 pinctrl-0 = <&edptx_pins_default>; 193 pinctrl-0 = <&edptx_pins_default>;
325 194
326 ports { 195 ports {
327 #address-cells = <1>; 196 #address-cells = <1>;
328 #size-cells = <0>; 197 #size-cells = <0>;
329 198
330 port@0 { 199 port@0 {
331 reg = <0>; 200 reg = <0>;
332 edp_in: endpoint { 201 edp_in: endpoint {
333 remote-endpoin 202 remote-endpoint = <&dp_intf0_out>;
334 }; 203 };
335 }; 204 };
336 205
337 port@1 { 206 port@1 {
338 reg = <1>; 207 reg = <1>;
339 edp_out: endpoint { 208 edp_out: endpoint {
340 data-lanes = < 209 data-lanes = <0 1 2 3>;
341 remote-endpoin <<
342 }; 210 };
343 }; 211 };
344 }; 212 };
345 <<
346 aux-bus { <<
347 panel { <<
348 compatible = "edp-pane <<
349 power-supply = <&pp330 <<
350 backlight = <&backligh <<
351 port { <<
352 panel_in: endp <<
353 remote <<
354 }; <<
355 }; <<
356 }; <<
357 }; <<
358 }; <<
359 <<
360 &disp_pwm0 { <<
361 status = "okay"; <<
362 <<
363 pinctrl-names = "default"; <<
364 pinctrl-0 = <&disp_pwm0_pin_default>; <<
365 }; 213 };
366 214
367 &dp_tx { 215 &dp_tx {
368 status = "okay"; 216 status = "okay";
369 217
370 #sound-dai-cells = <0>; <<
371 pinctrl-names = "default"; 218 pinctrl-names = "default";
372 pinctrl-0 = <&dptx_pin>; 219 pinctrl-0 = <&dptx_pin>;
373 220
374 ports { 221 ports {
375 #address-cells = <1>; 222 #address-cells = <1>;
376 #size-cells = <0>; 223 #size-cells = <0>;
377 224
378 port@0 { 225 port@0 {
379 reg = <0>; 226 reg = <0>;
380 dptx_in: endpoint { 227 dptx_in: endpoint {
381 remote-endpoin 228 remote-endpoint = <&dp_intf1_out>;
382 }; 229 };
383 }; 230 };
384 231
385 port@1 { 232 port@1 {
386 reg = <1>; 233 reg = <1>;
387 dptx_out: endpoint { 234 dptx_out: endpoint {
388 data-lanes = < 235 data-lanes = <0 1 2 3>;
389 }; 236 };
390 }; 237 };
391 }; 238 };
392 }; 239 };
393 240
394 &gic { <<
395 mediatek,broken-save-restore-fw; <<
396 }; <<
397 <<
398 &gpu { <<
399 status = "okay"; <<
400 mali-supply = <&mt6315_7_vbuck1>; <<
401 }; <<
402 <<
403 &i2c0 { 241 &i2c0 {
404 status = "okay"; 242 status = "okay";
405 243
406 clock-frequency = <400000>; 244 clock-frequency = <400000>;
407 pinctrl-names = "default"; 245 pinctrl-names = "default";
408 pinctrl-0 = <&i2c0_pins>; 246 pinctrl-0 = <&i2c0_pins>;
409 }; 247 };
410 248
411 &i2c1 { 249 &i2c1 {
412 status = "okay"; 250 status = "okay";
413 251
414 clock-frequency = <400000>; 252 clock-frequency = <400000>;
415 i2c-scl-internal-delay-ns = <12500>; 253 i2c-scl-internal-delay-ns = <12500>;
416 pinctrl-names = "default"; 254 pinctrl-names = "default";
417 pinctrl-0 = <&i2c1_pins>; 255 pinctrl-0 = <&i2c1_pins>;
418 256
419 trackpad@15 { 257 trackpad@15 {
420 compatible = "elan,ekth3000"; 258 compatible = "elan,ekth3000";
421 reg = <0x15>; 259 reg = <0x15>;
422 interrupts-extended = <&pio 6 260 interrupts-extended = <&pio 6 IRQ_TYPE_LEVEL_LOW>;
423 pinctrl-names = "default"; 261 pinctrl-names = "default";
424 pinctrl-0 = <&trackpad_pins>; 262 pinctrl-0 = <&trackpad_pins>;
425 vcc-supply = <&pp3300_s3>; 263 vcc-supply = <&pp3300_s3>;
426 wakeup-source; 264 wakeup-source;
427 }; 265 };
428 }; 266 };
429 267
430 &i2c2 { 268 &i2c2 {
431 status = "okay"; 269 status = "okay";
432 270
433 clock-frequency = <400000>; 271 clock-frequency = <400000>;
434 pinctrl-names = "default"; 272 pinctrl-names = "default";
435 pinctrl-0 = <&i2c2_pins>; 273 pinctrl-0 = <&i2c2_pins>;
436 274
437 audio_codec: codec@1a { 275 audio_codec: codec@1a {
438 /* Realtek RT5682i or RT5682s, 276 /* Realtek RT5682i or RT5682s, sharing the same configuration */
439 reg = <0x1a>; 277 reg = <0x1a>;
440 interrupts-extended = <&pio 89 278 interrupts-extended = <&pio 89 IRQ_TYPE_EDGE_BOTH>;
441 #sound-dai-cells = <0>; <<
442 realtek,jd-src = <1>; 279 realtek,jd-src = <1>;
443 280
444 AVDD-supply = <&mt6359_vio18_l 281 AVDD-supply = <&mt6359_vio18_ldo_reg>;
445 MICVDD-supply = <&pp3300_z2>; 282 MICVDD-supply = <&pp3300_z2>;
446 VBAT-supply = <&pp3300_z5>; 283 VBAT-supply = <&pp3300_z5>;
447 }; 284 };
448 }; 285 };
449 286
450 &i2c3 { 287 &i2c3 {
451 status = "okay"; 288 status = "okay";
452 289
453 clock-frequency = <400000>; 290 clock-frequency = <400000>;
454 pinctrl-names = "default"; 291 pinctrl-names = "default";
455 pinctrl-0 = <&i2c3_pins>; 292 pinctrl-0 = <&i2c3_pins>;
456 293
457 tpm@50 { 294 tpm@50 {
458 compatible = "google,cr50"; 295 compatible = "google,cr50";
459 reg = <0x50>; 296 reg = <0x50>;
460 interrupts-extended = <&pio 88 297 interrupts-extended = <&pio 88 IRQ_TYPE_EDGE_FALLING>;
461 pinctrl-names = "default"; 298 pinctrl-names = "default";
462 pinctrl-0 = <&cr50_int>; 299 pinctrl-0 = <&cr50_int>;
463 }; 300 };
464 }; 301 };
465 302
466 &i2c4 { 303 &i2c4 {
467 status = "okay"; 304 status = "okay";
468 305
469 clock-frequency = <400000>; 306 clock-frequency = <400000>;
470 pinctrl-names = "default"; 307 pinctrl-names = "default";
471 pinctrl-0 = <&i2c4_pins>; 308 pinctrl-0 = <&i2c4_pins>;
472 309
473 ts_10: touchscreen@10 { 310 ts_10: touchscreen@10 {
474 compatible = "hid-over-i2c"; 311 compatible = "hid-over-i2c";
475 reg = <0x10>; 312 reg = <0x10>;
476 hid-descr-addr = <0x0001>; 313 hid-descr-addr = <0x0001>;
477 interrupts-extended = <&pio 92 314 interrupts-extended = <&pio 92 IRQ_TYPE_LEVEL_LOW>;
478 pinctrl-names = "default"; 315 pinctrl-names = "default";
479 pinctrl-0 = <&touchscreen_pins 316 pinctrl-0 = <&touchscreen_pins>;
480 post-power-on-delay-ms = <10>; 317 post-power-on-delay-ms = <10>;
481 vdd-supply = <&pp3300_s3>; 318 vdd-supply = <&pp3300_s3>;
482 status = "disabled"; 319 status = "disabled";
483 }; 320 };
484 }; 321 };
485 322
486 &i2c5 { 323 &i2c5 {
487 status = "okay"; 324 status = "okay";
488 325
489 clock-frequency = <400000>; 326 clock-frequency = <400000>;
490 pinctrl-names = "default"; 327 pinctrl-names = "default";
491 pinctrl-0 = <&i2c5_pins>; 328 pinctrl-0 = <&i2c5_pins>;
492 }; 329 };
493 330
494 &i2c7 { 331 &i2c7 {
495 status = "okay"; 332 status = "okay";
496 333
497 clock-frequency = <400000>; 334 clock-frequency = <400000>;
498 pinctrl-names = "default"; 335 pinctrl-names = "default";
499 pinctrl-0 = <&i2c7_pins>; 336 pinctrl-0 = <&i2c7_pins>;
500 337
501 pmic@34 { 338 pmic@34 {
502 #interrupt-cells = <2>; !! 339 #interrupt-cells = <1>;
503 compatible = "mediatek,mt6360" 340 compatible = "mediatek,mt6360";
504 reg = <0x34>; 341 reg = <0x34>;
505 interrupt-controller; 342 interrupt-controller;
506 interrupts-extended = <&pio 13 343 interrupts-extended = <&pio 130 IRQ_TYPE_EDGE_FALLING>;
507 interrupt-names = "IRQB"; 344 interrupt-names = "IRQB";
508 pinctrl-names = "default"; 345 pinctrl-names = "default";
509 pinctrl-0 = <&subpmic_default> 346 pinctrl-0 = <&subpmic_default>;
510 wakeup-source; 347 wakeup-source;
511 }; 348 };
512 }; 349 };
513 350
514 &mfg0 { <<
515 domain-supply = <&mt6315_7_vbuck1>; <<
516 }; <<
517 <<
518 &mfg1 { <<
519 domain-supply = <&mt6359_vsram_others_ <<
520 }; <<
521 <<
522 &mmc0 { 351 &mmc0 {
523 status = "okay"; 352 status = "okay";
524 353
525 bus-width = <8>; 354 bus-width = <8>;
526 cap-mmc-highspeed; 355 cap-mmc-highspeed;
527 cap-mmc-hw-reset; 356 cap-mmc-hw-reset;
528 hs400-ds-delay = <0x14c11>; 357 hs400-ds-delay = <0x14c11>;
529 max-frequency = <200000000>; 358 max-frequency = <200000000>;
530 mmc-hs200-1_8v; 359 mmc-hs200-1_8v;
531 mmc-hs400-1_8v; 360 mmc-hs400-1_8v;
532 no-sdio; 361 no-sdio;
533 no-sd; 362 no-sd;
534 non-removable; 363 non-removable;
535 pinctrl-names = "default", "state_uhs" 364 pinctrl-names = "default", "state_uhs";
536 pinctrl-0 = <&mmc0_pins_default>; 365 pinctrl-0 = <&mmc0_pins_default>;
537 pinctrl-1 = <&mmc0_pins_uhs>; 366 pinctrl-1 = <&mmc0_pins_uhs>;
538 vmmc-supply = <&mt6359_vemc_1_ldo_reg> 367 vmmc-supply = <&mt6359_vemc_1_ldo_reg>;
539 vqmmc-supply = <&mt6359_vufs_ldo_reg>; 368 vqmmc-supply = <&mt6359_vufs_ldo_reg>;
540 }; 369 };
541 370
542 &mmc1 { 371 &mmc1 {
543 status = "okay"; 372 status = "okay";
544 373
545 bus-width = <4>; 374 bus-width = <4>;
546 cap-sd-highspeed; 375 cap-sd-highspeed;
547 cd-gpios = <&pio 54 GPIO_ACTIVE_LOW>; 376 cd-gpios = <&pio 54 GPIO_ACTIVE_LOW>;
548 max-frequency = <200000000>; 377 max-frequency = <200000000>;
549 no-mmc; 378 no-mmc;
550 no-sdio; 379 no-sdio;
551 pinctrl-names = "default", "state_uhs" 380 pinctrl-names = "default", "state_uhs";
552 pinctrl-0 = <&mmc1_pins_default>, <&mm 381 pinctrl-0 = <&mmc1_pins_default>, <&mmc1_pins_detect>;
553 pinctrl-1 = <&mmc1_pins_default>; 382 pinctrl-1 = <&mmc1_pins_default>;
554 sd-uhs-sdr50; 383 sd-uhs-sdr50;
555 sd-uhs-sdr104; 384 sd-uhs-sdr104;
556 vmmc-supply = <&mt_pmic_vmch_ldo_reg>; 385 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
557 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>; 386 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;
558 }; 387 };
559 388
560 &mt6359codec { 389 &mt6359codec {
561 mediatek,dmic-mode = <1>; /* one-wire 390 mediatek,dmic-mode = <1>; /* one-wire */
562 mediatek,mic-type-0 = <2>; /* DMIC */ 391 mediatek,mic-type-0 = <2>; /* DMIC */
563 }; 392 };
564 393
565 /* for CPU-L */ 394 /* for CPU-L */
566 &mt6359_vcore_buck_reg { 395 &mt6359_vcore_buck_reg {
567 regulator-always-on; 396 regulator-always-on;
568 }; 397 };
569 398
570 /* for CORE */ 399 /* for CORE */
571 &mt6359_vgpu11_buck_reg { 400 &mt6359_vgpu11_buck_reg {
572 regulator-always-on; 401 regulator-always-on;
573 }; 402 };
574 403
575 &mt6359_vgpu11_sshub_buck_reg { 404 &mt6359_vgpu11_sshub_buck_reg {
576 regulator-always-on; 405 regulator-always-on;
577 regulator-min-microvolt = <550000>; 406 regulator-min-microvolt = <550000>;
578 regulator-max-microvolt = <550000>; 407 regulator-max-microvolt = <550000>;
579 }; 408 };
580 409
581 /* for CORE SRAM */ 410 /* for CORE SRAM */
582 &mt6359_vpu_buck_reg { 411 &mt6359_vpu_buck_reg {
583 regulator-always-on; 412 regulator-always-on;
584 }; 413 };
585 414
586 &mt6359_vrf12_ldo_reg { 415 &mt6359_vrf12_ldo_reg {
587 regulator-always-on; 416 regulator-always-on;
588 }; 417 };
589 418
590 /* for GPU SRAM */ 419 /* for GPU SRAM */
591 &mt6359_vsram_others_ldo_reg { 420 &mt6359_vsram_others_ldo_reg {
>> 421 regulator-always-on;
592 regulator-min-microvolt = <750000>; 422 regulator-min-microvolt = <750000>;
593 regulator-max-microvolt = <750000>; 423 regulator-max-microvolt = <750000>;
594 }; 424 };
595 425
596 &mt6359_vufs_ldo_reg { 426 &mt6359_vufs_ldo_reg {
597 regulator-always-on; 427 regulator-always-on;
598 }; 428 };
599 429
600 &nor_flash { 430 &nor_flash {
601 status = "okay"; 431 status = "okay";
602 432
603 pinctrl-names = "default"; 433 pinctrl-names = "default";
604 pinctrl-0 = <&nor_pins_default>; 434 pinctrl-0 = <&nor_pins_default>;
605 435
606 flash@0 { 436 flash@0 {
607 compatible = "jedec,spi-nor"; 437 compatible = "jedec,spi-nor";
608 reg = <0>; 438 reg = <0>;
609 spi-max-frequency = <52000000> 439 spi-max-frequency = <52000000>;
610 spi-rx-bus-width = <2>; 440 spi-rx-bus-width = <2>;
611 spi-tx-bus-width = <2>; 441 spi-tx-bus-width = <2>;
612 }; 442 };
613 }; 443 };
614 444
615 &pcie1 { <<
616 status = "okay"; <<
617 <<
618 pinctrl-names = "default"; <<
619 pinctrl-0 = <&pcie1_pins_default>; <<
620 }; <<
621 <<
622 &pio { 445 &pio {
623 mediatek,rsel-resistance-in-si-unit; 446 mediatek,rsel-resistance-in-si-unit;
624 pinctrl-names = "default"; 447 pinctrl-names = "default";
625 pinctrl-0 = <&pio_default>; 448 pinctrl-0 = <&pio_default>;
626 449
627 /* 144 lines */ 450 /* 144 lines */
628 gpio-line-names = 451 gpio-line-names =
629 "I2S_SPKR_MCLK", 452 "I2S_SPKR_MCLK",
630 "I2S_SPKR_DATAIN", 453 "I2S_SPKR_DATAIN",
631 "I2S_SPKR_LRCK", 454 "I2S_SPKR_LRCK",
632 "I2S_SPKR_BCLK", 455 "I2S_SPKR_BCLK",
633 "EC_AP_INT_ODL", 456 "EC_AP_INT_ODL",
634 /* 457 /*
635 * AP_FLASH_WP_L is crossystem 458 * AP_FLASH_WP_L is crossystem ABI. Schematics
636 * call it AP_FLASH_WP_ODL. 459 * call it AP_FLASH_WP_ODL.
637 */ 460 */
638 "AP_FLASH_WP_L", 461 "AP_FLASH_WP_L",
639 "TCHPAD_INT_ODL", 462 "TCHPAD_INT_ODL",
640 "EDP_HPD_1V8", 463 "EDP_HPD_1V8",
641 "AP_I2C_CAM_SDA", 464 "AP_I2C_CAM_SDA",
642 "AP_I2C_CAM_SCL", 465 "AP_I2C_CAM_SCL",
643 "AP_I2C_TCHPAD_SDA_1V8", 466 "AP_I2C_TCHPAD_SDA_1V8",
644 "AP_I2C_TCHPAD_SCL_1V8", 467 "AP_I2C_TCHPAD_SCL_1V8",
645 "AP_I2C_AUD_SDA", 468 "AP_I2C_AUD_SDA",
646 "AP_I2C_AUD_SCL", 469 "AP_I2C_AUD_SCL",
647 "AP_I2C_TPM_SDA_1V8", 470 "AP_I2C_TPM_SDA_1V8",
648 "AP_I2C_TPM_SCL_1V8", 471 "AP_I2C_TPM_SCL_1V8",
649 "AP_I2C_TCHSCR_SDA_1V8", 472 "AP_I2C_TCHSCR_SDA_1V8",
650 "AP_I2C_TCHSCR_SCL_1V8", 473 "AP_I2C_TCHSCR_SCL_1V8",
651 "EC_AP_HPD_OD", 474 "EC_AP_HPD_OD",
652 "", 475 "",
653 "PCIE_NVME_RST_L", 476 "PCIE_NVME_RST_L",
654 "PCIE_NVME_CLKREQ_ODL", 477 "PCIE_NVME_CLKREQ_ODL",
655 "PCIE_RST_1V8_L", 478 "PCIE_RST_1V8_L",
656 "PCIE_CLKREQ_1V8_ODL", 479 "PCIE_CLKREQ_1V8_ODL",
657 "PCIE_WAKE_1V8_ODL", 480 "PCIE_WAKE_1V8_ODL",
658 "CLK_24M_CAM0", 481 "CLK_24M_CAM0",
659 "CAM1_SEN_EN", 482 "CAM1_SEN_EN",
660 "AP_I2C_PWR_SCL_1V8", 483 "AP_I2C_PWR_SCL_1V8",
661 "AP_I2C_PWR_SDA_1V8", 484 "AP_I2C_PWR_SDA_1V8",
662 "AP_I2C_MISC_SCL", 485 "AP_I2C_MISC_SCL",
663 "AP_I2C_MISC_SDA", 486 "AP_I2C_MISC_SDA",
664 "EN_PP5000_HDMI_X", 487 "EN_PP5000_HDMI_X",
665 "AP_HDMITX_HTPLG", 488 "AP_HDMITX_HTPLG",
666 "", 489 "",
667 "AP_HDMITX_SCL_1V8", 490 "AP_HDMITX_SCL_1V8",
668 "AP_HDMITX_SDA_1V8", 491 "AP_HDMITX_SDA_1V8",
669 "AP_RTC_CLK32K", 492 "AP_RTC_CLK32K",
670 "AP_EC_WATCHDOG_L", 493 "AP_EC_WATCHDOG_L",
671 "SRCLKENA0", 494 "SRCLKENA0",
672 "SRCLKENA1", 495 "SRCLKENA1",
673 "PWRAP_SPI0_CS_L", 496 "PWRAP_SPI0_CS_L",
674 "PWRAP_SPI0_CK", 497 "PWRAP_SPI0_CK",
675 "PWRAP_SPI0_MOSI", 498 "PWRAP_SPI0_MOSI",
676 "PWRAP_SPI0_MISO", 499 "PWRAP_SPI0_MISO",
677 "SPMI_SCL", 500 "SPMI_SCL",
678 "SPMI_SDA", 501 "SPMI_SDA",
679 "", 502 "",
680 "", 503 "",
681 "", 504 "",
682 "I2S_HP_DATAIN", 505 "I2S_HP_DATAIN",
683 "I2S_HP_MCLK", 506 "I2S_HP_MCLK",
684 "I2S_HP_BCK", 507 "I2S_HP_BCK",
685 "I2S_HP_LRCK", 508 "I2S_HP_LRCK",
686 "I2S_HP_DATAOUT", 509 "I2S_HP_DATAOUT",
687 "SD_CD_ODL", 510 "SD_CD_ODL",
688 "EN_PP3300_DISP_X", 511 "EN_PP3300_DISP_X",
689 "TCHSCR_RST_1V8_L", 512 "TCHSCR_RST_1V8_L",
690 "TCHSCR_REPORT_DISABLE", 513 "TCHSCR_REPORT_DISABLE",
691 "EN_PP3300_WLAN_X", 514 "EN_PP3300_WLAN_X",
692 "BT_KILL_1V8_L", 515 "BT_KILL_1V8_L",
693 "I2S_SPKR_DATAOUT", 516 "I2S_SPKR_DATAOUT",
694 "WIFI_KILL_1V8_L", 517 "WIFI_KILL_1V8_L",
695 "BEEP_ON", 518 "BEEP_ON",
696 "SCP_I2C_SENSOR_SCL_1V8", 519 "SCP_I2C_SENSOR_SCL_1V8",
697 "SCP_I2C_SENSOR_SDA_1V8", 520 "SCP_I2C_SENSOR_SDA_1V8",
698 "", 521 "",
699 "", 522 "",
700 "", 523 "",
701 "", 524 "",
702 "AUD_CLK_MOSI", 525 "AUD_CLK_MOSI",
703 "AUD_SYNC_MOSI", 526 "AUD_SYNC_MOSI",
704 "AUD_DAT_MOSI0", 527 "AUD_DAT_MOSI0",
705 "AUD_DAT_MOSI1", 528 "AUD_DAT_MOSI1",
706 "AUD_DAT_MISO0", 529 "AUD_DAT_MISO0",
707 "AUD_DAT_MISO1", 530 "AUD_DAT_MISO1",
708 "AUD_DAT_MISO2", 531 "AUD_DAT_MISO2",
709 "SCP_VREQ_VAO", 532 "SCP_VREQ_VAO",
710 "AP_SPI_GSC_TPM_CLK", 533 "AP_SPI_GSC_TPM_CLK",
711 "AP_SPI_GSC_TPM_MOSI", 534 "AP_SPI_GSC_TPM_MOSI",
712 "AP_SPI_GSC_TPM_CS_L", 535 "AP_SPI_GSC_TPM_CS_L",
713 "AP_SPI_GSC_TPM_MISO", 536 "AP_SPI_GSC_TPM_MISO",
714 "EN_PP1000_CAM_X", 537 "EN_PP1000_CAM_X",
715 "AP_EDP_BKLTEN", 538 "AP_EDP_BKLTEN",
716 "", 539 "",
717 "USB3_HUB_RST_L", 540 "USB3_HUB_RST_L",
718 "", 541 "",
719 "WLAN_ALERT_ODL", 542 "WLAN_ALERT_ODL",
720 "EC_IN_RW_ODL", 543 "EC_IN_RW_ODL",
721 "GSC_AP_INT_ODL", 544 "GSC_AP_INT_ODL",
722 "HP_INT_ODL", 545 "HP_INT_ODL",
723 "CAM0_RST_L", 546 "CAM0_RST_L",
724 "CAM1_RST_L", 547 "CAM1_RST_L",
725 "TCHSCR_INT_1V8_L", 548 "TCHSCR_INT_1V8_L",
726 "CAM1_DET_L", 549 "CAM1_DET_L",
727 "RST_ALC1011_L", 550 "RST_ALC1011_L",
728 "", 551 "",
729 "", 552 "",
730 "BL_PWM_1V8", 553 "BL_PWM_1V8",
731 "UART_AP_TX_DBG_RX", 554 "UART_AP_TX_DBG_RX",
732 "UART_DBG_TX_AP_RX", 555 "UART_DBG_TX_AP_RX",
733 "EN_SPKR", 556 "EN_SPKR",
734 "AP_EC_WARM_RST_REQ", 557 "AP_EC_WARM_RST_REQ",
735 "UART_SCP_TX_DBGCON_RX", 558 "UART_SCP_TX_DBGCON_RX",
736 "UART_DBGCON_TX_SCP_RX", 559 "UART_DBGCON_TX_SCP_RX",
737 "", 560 "",
738 "", 561 "",
739 "KPCOL0", 562 "KPCOL0",
740 "", 563 "",
741 "MT6315_GPU_INT", 564 "MT6315_GPU_INT",
742 "MT6315_PROC_BC_INT", 565 "MT6315_PROC_BC_INT",
743 "SD_CMD", 566 "SD_CMD",
744 "SD_CLK", 567 "SD_CLK",
745 "SD_DAT0", 568 "SD_DAT0",
746 "SD_DAT1", 569 "SD_DAT1",
747 "SD_DAT2", 570 "SD_DAT2",
748 "SD_DAT3", 571 "SD_DAT3",
749 "EMMC_DAT7", 572 "EMMC_DAT7",
750 "EMMC_DAT6", 573 "EMMC_DAT6",
751 "EMMC_DAT5", 574 "EMMC_DAT5",
752 "EMMC_DAT4", 575 "EMMC_DAT4",
753 "EMMC_RSTB", 576 "EMMC_RSTB",
754 "EMMC_CMD", 577 "EMMC_CMD",
755 "EMMC_CLK", 578 "EMMC_CLK",
756 "EMMC_DAT3", 579 "EMMC_DAT3",
757 "EMMC_DAT2", 580 "EMMC_DAT2",
758 "EMMC_DAT1", 581 "EMMC_DAT1",
759 "EMMC_DAT0", 582 "EMMC_DAT0",
760 "EMMC_DSL", 583 "EMMC_DSL",
761 "", 584 "",
762 "", 585 "",
763 "MT6360_INT_ODL", 586 "MT6360_INT_ODL",
764 "SCP_JTAG0_TRSTN", 587 "SCP_JTAG0_TRSTN",
765 "AP_SPI_EC_CS_L", 588 "AP_SPI_EC_CS_L",
766 "AP_SPI_EC_CLK", 589 "AP_SPI_EC_CLK",
767 "AP_SPI_EC_MOSI", 590 "AP_SPI_EC_MOSI",
768 "AP_SPI_EC_MISO", 591 "AP_SPI_EC_MISO",
769 "SCP_JTAG0_TMS", 592 "SCP_JTAG0_TMS",
770 "SCP_JTAG0_TCK", 593 "SCP_JTAG0_TCK",
771 "SCP_JTAG0_TDO", 594 "SCP_JTAG0_TDO",
772 "SCP_JTAG0_TDI", 595 "SCP_JTAG0_TDI",
773 "AP_SPI_FLASH_CS_L", 596 "AP_SPI_FLASH_CS_L",
774 "AP_SPI_FLASH_CLK", 597 "AP_SPI_FLASH_CLK",
775 "AP_SPI_FLASH_MOSI", 598 "AP_SPI_FLASH_MOSI",
776 "AP_SPI_FLASH_MISO"; 599 "AP_SPI_FLASH_MISO";
777 600
778 aud_pins_default: audio-default-pins { 601 aud_pins_default: audio-default-pins {
779 pins-cmd-dat { 602 pins-cmd-dat {
780 pinmux = <PINMUX_GPIO69__F 603 pinmux = <PINMUX_GPIO69__FUNC_AUD_CLK_MOSI>,
781 <PINMUX_GPIO70__F 604 <PINMUX_GPIO70__FUNC_AUD_SYNC_MOSI>,
782 <PINMUX_GPIO71__F 605 <PINMUX_GPIO71__FUNC_AUD_DAT_MOSI0>,
783 <PINMUX_GPIO72__F 606 <PINMUX_GPIO72__FUNC_AUD_DAT_MOSI1>,
784 <PINMUX_GPIO73__F 607 <PINMUX_GPIO73__FUNC_AUD_DAT_MISO0>,
785 <PINMUX_GPIO74__F 608 <PINMUX_GPIO74__FUNC_AUD_DAT_MISO1>,
786 <PINMUX_GPIO75__F 609 <PINMUX_GPIO75__FUNC_AUD_DAT_MISO2>,
787 <PINMUX_GPIO0__FU 610 <PINMUX_GPIO0__FUNC_TDMIN_MCK>,
788 <PINMUX_GPIO1__FU 611 <PINMUX_GPIO1__FUNC_TDMIN_DI>,
789 <PINMUX_GPIO2__FU 612 <PINMUX_GPIO2__FUNC_TDMIN_LRCK>,
790 <PINMUX_GPIO3__FU 613 <PINMUX_GPIO3__FUNC_TDMIN_BCK>,
791 <PINMUX_GPIO60__F 614 <PINMUX_GPIO60__FUNC_I2SO2_D0>,
792 <PINMUX_GPIO49__F 615 <PINMUX_GPIO49__FUNC_I2SIN_D0>,
793 <PINMUX_GPIO50__F 616 <PINMUX_GPIO50__FUNC_I2SO1_MCK>,
794 <PINMUX_GPIO51__F 617 <PINMUX_GPIO51__FUNC_I2SO1_BCK>,
795 <PINMUX_GPIO52__F 618 <PINMUX_GPIO52__FUNC_I2SO1_WS>,
796 <PINMUX_GPIO53__F 619 <PINMUX_GPIO53__FUNC_I2SO1_D0>;
797 }; 620 };
798 621
799 pins-hp-jack-int-odl { 622 pins-hp-jack-int-odl {
800 pinmux = <PINMUX_GPIO8 623 pinmux = <PINMUX_GPIO89__FUNC_GPIO89>;
801 input-enable; 624 input-enable;
802 bias-pull-up = <MTK_PU 625 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
803 }; 626 };
804 }; 627 };
805 628
806 cr50_int: cr50-irq-default-pins { 629 cr50_int: cr50-irq-default-pins {
807 pins-gsc-ap-int-odl { 630 pins-gsc-ap-int-odl {
808 pinmux = <PINMUX_GPIO8 631 pinmux = <PINMUX_GPIO88__FUNC_GPIO88>;
809 input-enable; 632 input-enable;
810 }; 633 };
811 }; 634 };
812 635
813 cros_ec_int: cros-ec-irq-default-pins 636 cros_ec_int: cros-ec-irq-default-pins {
814 pins-ec-ap-int-odl { 637 pins-ec-ap-int-odl {
815 pinmux = <PINMUX_GPIO4 638 pinmux = <PINMUX_GPIO4__FUNC_GPIO4>;
816 bias-pull-up = <MTK_PU 639 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
817 input-enable; 640 input-enable;
818 }; 641 };
819 }; 642 };
820 643
821 edptx_pins_default: edptx-default-pins 644 edptx_pins_default: edptx-default-pins {
822 pins-cmd-dat { 645 pins-cmd-dat {
823 pinmux = <PINMUX_GPIO7 646 pinmux = <PINMUX_GPIO7__FUNC_EDP_TX_HPD>;
824 bias-pull-up; 647 bias-pull-up;
825 }; 648 };
826 }; 649 };
827 650
828 disp_pwm0_pin_default: disp-pwm0-defau <<
829 pins-disp-pwm { <<
830 pinmux = <PINMUX_GPIO8 <<
831 <PINMUX_GPIO9 <<
832 }; <<
833 }; <<
834 <<
835 dptx_pin: dptx-default-pins { 651 dptx_pin: dptx-default-pins {
836 pins-cmd-dat { 652 pins-cmd-dat {
837 pinmux = <PINMUX_GPIO1 653 pinmux = <PINMUX_GPIO18__FUNC_DP_TX_HPD>;
838 bias-pull-up; 654 bias-pull-up;
839 }; 655 };
840 }; 656 };
841 657
842 i2c0_pins: i2c0-default-pins { 658 i2c0_pins: i2c0-default-pins {
843 pins-bus { 659 pins-bus {
844 pinmux = <PINMUX_GPIO8 660 pinmux = <PINMUX_GPIO8__FUNC_SDA0>,
845 <PINMUX_GPIO9 661 <PINMUX_GPIO9__FUNC_SCL0>;
846 bias-disable; 662 bias-disable;
847 drive-strength-microam 663 drive-strength-microamp = <1000>;
848 }; 664 };
849 }; 665 };
850 666
851 i2c1_pins: i2c1-default-pins { 667 i2c1_pins: i2c1-default-pins {
852 pins-bus { 668 pins-bus {
853 pinmux = <PINMUX_GPIO1 669 pinmux = <PINMUX_GPIO10__FUNC_SDA1>,
854 <PINMUX_GPIO1 670 <PINMUX_GPIO11__FUNC_SCL1>;
855 bias-pull-up = <1000>; 671 bias-pull-up = <1000>;
856 drive-strength-microam 672 drive-strength-microamp = <1000>;
857 }; 673 };
858 }; 674 };
859 675
860 i2c2_pins: i2c2-default-pins { 676 i2c2_pins: i2c2-default-pins {
861 pins-bus { 677 pins-bus {
862 pinmux = <PINMUX_GPIO1 678 pinmux = <PINMUX_GPIO12__FUNC_SDA2>,
863 <PINMUX_GPIO1 679 <PINMUX_GPIO13__FUNC_SCL2>;
864 bias-disable; 680 bias-disable;
865 drive-strength-microam 681 drive-strength-microamp = <1000>;
866 }; 682 };
867 }; 683 };
868 684
869 i2c3_pins: i2c3-default-pins { 685 i2c3_pins: i2c3-default-pins {
870 pins-bus { 686 pins-bus {
871 pinmux = <PINMUX_GPIO1 687 pinmux = <PINMUX_GPIO14__FUNC_SDA3>,
872 <PINMUX_GPIO1 688 <PINMUX_GPIO15__FUNC_SCL3>;
873 bias-pull-up = <1000>; 689 bias-pull-up = <1000>;
874 drive-strength-microam 690 drive-strength-microamp = <1000>;
875 }; 691 };
876 }; 692 };
877 693
878 i2c4_pins: i2c4-default-pins { 694 i2c4_pins: i2c4-default-pins {
879 pins-bus { 695 pins-bus {
880 pinmux = <PINMUX_GPIO1 696 pinmux = <PINMUX_GPIO16__FUNC_SDA4>,
881 <PINMUX_GPIO1 697 <PINMUX_GPIO17__FUNC_SCL4>;
882 bias-pull-up = <1000>; 698 bias-pull-up = <1000>;
883 drive-strength = <4>; 699 drive-strength = <4>;
884 }; 700 };
885 }; 701 };
886 702
887 i2c5_pins: i2c5-default-pins { 703 i2c5_pins: i2c5-default-pins {
888 pins-bus { 704 pins-bus {
889 pinmux = <PINMUX_GPIO2 705 pinmux = <PINMUX_GPIO29__FUNC_SCL5>,
890 <PINMUX_GPIO3 706 <PINMUX_GPIO30__FUNC_SDA5>;
891 bias-disable; 707 bias-disable;
892 drive-strength-microam 708 drive-strength-microamp = <1000>;
893 }; 709 };
894 }; 710 };
895 711
896 i2c7_pins: i2c7-default-pins { 712 i2c7_pins: i2c7-default-pins {
897 pins-bus { 713 pins-bus {
898 pinmux = <PINMUX_GPIO2 714 pinmux = <PINMUX_GPIO27__FUNC_SCL7>,
899 <PINMUX_GPIO2 715 <PINMUX_GPIO28__FUNC_SDA7>;
900 bias-disable; 716 bias-disable;
901 }; 717 };
902 }; 718 };
903 719
904 mmc0_pins_default: mmc0-default-pins { 720 mmc0_pins_default: mmc0-default-pins {
905 pins-cmd-dat { 721 pins-cmd-dat {
906 pinmux = <PINMUX_GPIO1 722 pinmux = <PINMUX_GPIO126__FUNC_MSDC0_DAT0>,
907 <PINMUX_GPIO1 723 <PINMUX_GPIO125__FUNC_MSDC0_DAT1>,
908 <PINMUX_GPIO1 724 <PINMUX_GPIO124__FUNC_MSDC0_DAT2>,
909 <PINMUX_GPIO1 725 <PINMUX_GPIO123__FUNC_MSDC0_DAT3>,
910 <PINMUX_GPIO1 726 <PINMUX_GPIO119__FUNC_MSDC0_DAT4>,
911 <PINMUX_GPIO1 727 <PINMUX_GPIO118__FUNC_MSDC0_DAT5>,
912 <PINMUX_GPIO1 728 <PINMUX_GPIO117__FUNC_MSDC0_DAT6>,
913 <PINMUX_GPIO1 729 <PINMUX_GPIO116__FUNC_MSDC0_DAT7>,
914 <PINMUX_GPIO1 730 <PINMUX_GPIO121__FUNC_MSDC0_CMD>;
915 input-enable; 731 input-enable;
916 drive-strength = <6>; 732 drive-strength = <6>;
917 bias-pull-up = <MTK_PU 733 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
918 }; 734 };
919 735
920 pins-clk { 736 pins-clk {
921 pinmux = <PINMUX_GPIO1 737 pinmux = <PINMUX_GPIO122__FUNC_MSDC0_CLK>;
922 drive-strength = <6>; 738 drive-strength = <6>;
923 bias-pull-down = <MTK_ 739 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
924 }; 740 };
925 741
926 pins-rst { 742 pins-rst {
927 pinmux = <PINMUX_GPIO1 743 pinmux = <PINMUX_GPIO120__FUNC_MSDC0_RSTB>;
928 drive-strength = <6>; 744 drive-strength = <6>;
929 bias-pull-up = <MTK_PU 745 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
930 }; 746 };
931 }; 747 };
932 748
933 mmc0_pins_uhs: mmc0-uhs-pins { 749 mmc0_pins_uhs: mmc0-uhs-pins {
934 pins-cmd-dat { 750 pins-cmd-dat {
935 pinmux = <PINMUX_GPIO1 751 pinmux = <PINMUX_GPIO126__FUNC_MSDC0_DAT0>,
936 <PINMUX_GPIO1 752 <PINMUX_GPIO125__FUNC_MSDC0_DAT1>,
937 <PINMUX_GPIO1 753 <PINMUX_GPIO124__FUNC_MSDC0_DAT2>,
938 <PINMUX_GPIO1 754 <PINMUX_GPIO123__FUNC_MSDC0_DAT3>,
939 <PINMUX_GPIO1 755 <PINMUX_GPIO119__FUNC_MSDC0_DAT4>,
940 <PINMUX_GPIO1 756 <PINMUX_GPIO118__FUNC_MSDC0_DAT5>,
941 <PINMUX_GPIO1 757 <PINMUX_GPIO117__FUNC_MSDC0_DAT6>,
942 <PINMUX_GPIO1 758 <PINMUX_GPIO116__FUNC_MSDC0_DAT7>,
943 <PINMUX_GPIO1 759 <PINMUX_GPIO121__FUNC_MSDC0_CMD>;
944 input-enable; 760 input-enable;
945 drive-strength = <8>; 761 drive-strength = <8>;
946 bias-pull-up = <MTK_PU 762 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
947 }; 763 };
948 764
949 pins-clk { 765 pins-clk {
950 pinmux = <PINMUX_GPIO1 766 pinmux = <PINMUX_GPIO122__FUNC_MSDC0_CLK>;
951 drive-strength = <8>; 767 drive-strength = <8>;
952 bias-pull-down = <MTK_ 768 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
953 }; 769 };
954 770
955 pins-ds { 771 pins-ds {
956 pinmux = <PINMUX_GPIO1 772 pinmux = <PINMUX_GPIO127__FUNC_MSDC0_DSL>;
957 drive-strength = <8>; 773 drive-strength = <8>;
958 bias-pull-down = <MTK_ 774 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
959 }; 775 };
960 776
961 pins-rst { 777 pins-rst {
962 pinmux = <PINMUX_GPIO1 778 pinmux = <PINMUX_GPIO120__FUNC_MSDC0_RSTB>;
963 drive-strength = <8>; 779 drive-strength = <8>;
964 bias-pull-up = <MTK_PU 780 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
965 }; 781 };
966 }; 782 };
967 783
968 mmc1_pins_detect: mmc1-detect-pins { 784 mmc1_pins_detect: mmc1-detect-pins {
969 pins-insert { 785 pins-insert {
970 pinmux = <PINMUX_GPIO5 786 pinmux = <PINMUX_GPIO54__FUNC_GPIO54>;
971 bias-pull-up; 787 bias-pull-up;
972 }; 788 };
973 }; 789 };
974 790
975 mmc1_pins_default: mmc1-default-pins { 791 mmc1_pins_default: mmc1-default-pins {
976 pins-cmd-dat { 792 pins-cmd-dat {
977 pinmux = <PINMUX_GPIO1 793 pinmux = <PINMUX_GPIO110__FUNC_MSDC1_CMD>,
978 <PINMUX_GPIO1 794 <PINMUX_GPIO112__FUNC_MSDC1_DAT0>,
979 <PINMUX_GPIO1 795 <PINMUX_GPIO113__FUNC_MSDC1_DAT1>,
980 <PINMUX_GPIO1 796 <PINMUX_GPIO114__FUNC_MSDC1_DAT2>,
981 <PINMUX_GPIO1 797 <PINMUX_GPIO115__FUNC_MSDC1_DAT3>;
982 input-enable; 798 input-enable;
983 drive-strength = <8>; 799 drive-strength = <8>;
984 bias-pull-up = <MTK_PU 800 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
985 }; 801 };
986 802
987 pins-clk { 803 pins-clk {
988 pinmux = <PINMUX_GPIO1 804 pinmux = <PINMUX_GPIO111__FUNC_MSDC1_CLK>;
989 drive-strength = <8>; 805 drive-strength = <8>;
990 bias-pull-down = <MTK_ 806 bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
991 }; 807 };
992 }; 808 };
993 809
994 nor_pins_default: nor-default-pins { 810 nor_pins_default: nor-default-pins {
995 pins-ck-io { 811 pins-ck-io {
996 pinmux = <PINMUX_GPIO1 812 pinmux = <PINMUX_GPIO142__FUNC_SPINOR_IO0>,
997 <PINMUX_GPIO1 813 <PINMUX_GPIO141__FUNC_SPINOR_CK>,
998 <PINMUX_GPIO1 814 <PINMUX_GPIO143__FUNC_SPINOR_IO1>;
999 drive-strength = <6>; 815 drive-strength = <6>;
1000 bias-pull-down; 816 bias-pull-down;
1001 }; 817 };
1002 818
1003 pins-cs { 819 pins-cs {
1004 pinmux = <PINMUX_GPIO 820 pinmux = <PINMUX_GPIO140__FUNC_SPINOR_CS>;
1005 drive-strength = <6>; 821 drive-strength = <6>;
1006 bias-pull-up; 822 bias-pull-up;
1007 }; 823 };
1008 }; 824 };
1009 825
1010 pcie0_pins_default: pcie0-default-pin <<
1011 pins-bus { <<
1012 pinmux = <PINMUX_GPIO <<
1013 <PINMUX_GPIO <<
1014 <PINMUX_GPIO <<
1015 bias-pull-up <<
1016 }; <<
1017 }; <<
1018 <<
1019 pcie1_pins_default: pcie1-default-pin <<
1020 pins-bus { <<
1021 pinmux = <PINMUX_GPIO <<
1022 <PINMUX_GPIO <<
1023 <PINMUX_GPIO <<
1024 bias-pull-up <<
1025 }; <<
1026 }; <<
1027 <<
1028 panel_fixed_pins: panel-pwr-default-p <<
1029 pins-vreg-en { <<
1030 pinmux = <PINMUX_GPIO <<
1031 }; <<
1032 }; <<
1033 <<
1034 pio_default: pio-default-pins { 826 pio_default: pio-default-pins {
1035 pins-wifi-enable { 827 pins-wifi-enable {
1036 pinmux = <PINMUX_GPIO 828 pinmux = <PINMUX_GPIO58__FUNC_GPIO58>;
1037 output-high; 829 output-high;
1038 drive-strength = <14> 830 drive-strength = <14>;
1039 }; 831 };
1040 832
1041 pins-low-power-pd { 833 pins-low-power-pd {
1042 pinmux = <PINMUX_GPIO 834 pinmux = <PINMUX_GPIO25__FUNC_GPIO25>,
1043 <PINMUX_GPIO 835 <PINMUX_GPIO26__FUNC_GPIO26>,
1044 <PINMUX_GPIO 836 <PINMUX_GPIO46__FUNC_GPIO46>,
1045 <PINMUX_GPIO 837 <PINMUX_GPIO47__FUNC_GPIO47>,
1046 <PINMUX_GPIO 838 <PINMUX_GPIO48__FUNC_GPIO48>,
1047 <PINMUX_GPIO 839 <PINMUX_GPIO65__FUNC_GPIO65>,
1048 <PINMUX_GPIO 840 <PINMUX_GPIO66__FUNC_GPIO66>,
1049 <PINMUX_GPIO 841 <PINMUX_GPIO67__FUNC_GPIO67>,
1050 <PINMUX_GPIO 842 <PINMUX_GPIO68__FUNC_GPIO68>,
1051 <PINMUX_GPIO 843 <PINMUX_GPIO128__FUNC_GPIO128>,
1052 <PINMUX_GPIO 844 <PINMUX_GPIO129__FUNC_GPIO129>;
1053 input-enable; 845 input-enable;
1054 bias-pull-down; 846 bias-pull-down;
1055 }; 847 };
1056 848
1057 pins-low-power-pupd { 849 pins-low-power-pupd {
1058 pinmux = <PINMUX_GPIO 850 pinmux = <PINMUX_GPIO77__FUNC_GPIO77>,
1059 <PINMUX_GPIO 851 <PINMUX_GPIO78__FUNC_GPIO78>,
1060 <PINMUX_GPIO 852 <PINMUX_GPIO79__FUNC_GPIO79>,
1061 <PINMUX_GPIO 853 <PINMUX_GPIO80__FUNC_GPIO80>,
1062 <PINMUX_GPIO 854 <PINMUX_GPIO83__FUNC_GPIO83>,
1063 <PINMUX_GPIO 855 <PINMUX_GPIO85__FUNC_GPIO85>,
1064 <PINMUX_GPIO 856 <PINMUX_GPIO90__FUNC_GPIO90>,
1065 <PINMUX_GPIO 857 <PINMUX_GPIO91__FUNC_GPIO91>,
1066 <PINMUX_GPIO 858 <PINMUX_GPIO93__FUNC_GPIO93>,
1067 <PINMUX_GPIO 859 <PINMUX_GPIO94__FUNC_GPIO94>,
1068 <PINMUX_GPIO 860 <PINMUX_GPIO95__FUNC_GPIO95>,
1069 <PINMUX_GPIO 861 <PINMUX_GPIO96__FUNC_GPIO96>,
1070 <PINMUX_GPIO 862 <PINMUX_GPIO104__FUNC_GPIO104>,
1071 <PINMUX_GPIO 863 <PINMUX_GPIO105__FUNC_GPIO105>,
1072 <PINMUX_GPIO 864 <PINMUX_GPIO107__FUNC_GPIO107>;
1073 input-enable; 865 input-enable;
1074 bias-pull-down = <MTK 866 bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
1075 }; 867 };
1076 }; 868 };
1077 869
1078 rt1019p_pins_default: rt1019p-default 870 rt1019p_pins_default: rt1019p-default-pins {
1079 pins-amp-sdb { 871 pins-amp-sdb {
1080 pinmux = <PINMUX_GPIO 872 pinmux = <PINMUX_GPIO100__FUNC_GPIO100>;
1081 output-low; 873 output-low;
1082 }; 874 };
1083 }; 875 };
1084 876
1085 scp_pins: scp-default-pins { 877 scp_pins: scp-default-pins {
1086 pins-vreq { 878 pins-vreq {
1087 pinmux = <PINMUX_GPIO 879 pinmux = <PINMUX_GPIO76__FUNC_SCP_VREQ_VAO>;
1088 bias-disable; 880 bias-disable;
1089 input-enable; 881 input-enable;
1090 }; 882 };
1091 }; 883 };
1092 884
1093 spi0_pins: spi0-default-pins { 885 spi0_pins: spi0-default-pins {
1094 pins-cs-mosi-clk { 886 pins-cs-mosi-clk {
1095 pinmux = <PINMUX_GPIO 887 pinmux = <PINMUX_GPIO132__FUNC_SPIM0_CSB>,
1096 <PINMUX_GPIO 888 <PINMUX_GPIO134__FUNC_SPIM0_MO>,
1097 <PINMUX_GPIO 889 <PINMUX_GPIO133__FUNC_SPIM0_CLK>;
1098 bias-disable; 890 bias-disable;
1099 }; 891 };
1100 892
1101 pins-miso { 893 pins-miso {
1102 pinmux = <PINMUX_GPIO 894 pinmux = <PINMUX_GPIO135__FUNC_SPIM0_MI>;
1103 bias-pull-down; 895 bias-pull-down;
1104 }; 896 };
1105 }; 897 };
1106 898
1107 subpmic_default: subpmic-default-pins 899 subpmic_default: subpmic-default-pins {
1108 subpmic_pin_irq: pins-subpmic 900 subpmic_pin_irq: pins-subpmic-int-n {
1109 pinmux = <PINMUX_GPIO 901 pinmux = <PINMUX_GPIO130__FUNC_GPIO130>;
1110 input-enable; 902 input-enable;
1111 bias-pull-up; 903 bias-pull-up;
1112 }; 904 };
1113 }; 905 };
1114 906
1115 trackpad_pins: trackpad-default-pins 907 trackpad_pins: trackpad-default-pins {
1116 pins-int-n { 908 pins-int-n {
1117 pinmux = <PINMUX_GPIO 909 pinmux = <PINMUX_GPIO6__FUNC_GPIO6>;
1118 input-enable; 910 input-enable;
1119 bias-pull-up; 911 bias-pull-up;
1120 }; 912 };
1121 }; 913 };
1122 914
1123 touchscreen_pins: touchscreen-default 915 touchscreen_pins: touchscreen-default-pins {
1124 pins-int-n { 916 pins-int-n {
1125 pinmux = <PINMUX_GPIO 917 pinmux = <PINMUX_GPIO92__FUNC_GPIO92>;
1126 input-enable; 918 input-enable;
1127 bias-pull-up = <MTK_P 919 bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
1128 }; 920 };
1129 pins-rst { 921 pins-rst {
1130 pinmux = <PINMUX_GPIO 922 pinmux = <PINMUX_GPIO56__FUNC_GPIO56>;
1131 output-high; 923 output-high;
1132 }; 924 };
1133 pins-report-sw { 925 pins-report-sw {
1134 pinmux = <PINMUX_GPIO 926 pinmux = <PINMUX_GPIO57__FUNC_GPIO57>;
1135 output-low; 927 output-low;
1136 }; 928 };
1137 }; 929 };
1138 }; 930 };
1139 931
1140 &pmic { 932 &pmic {
1141 interrupts-extended = <&pio 222 IRQ_T 933 interrupts-extended = <&pio 222 IRQ_TYPE_LEVEL_HIGH>;
1142 }; 934 };
1143 935
1144 &scp { 936 &scp {
1145 status = "okay"; 937 status = "okay";
1146 938
1147 firmware-name = "mediatek/mt8195/scp. 939 firmware-name = "mediatek/mt8195/scp.img";
1148 memory-region = <&scp_mem>; 940 memory-region = <&scp_mem>;
1149 pinctrl-names = "default"; 941 pinctrl-names = "default";
1150 pinctrl-0 = <&scp_pins>; 942 pinctrl-0 = <&scp_pins>;
1151 943
1152 cros-ec-rpmsg { 944 cros-ec-rpmsg {
1153 compatible = "google,cros-ec- 945 compatible = "google,cros-ec-rpmsg";
1154 mediatek,rpmsg-name = "cros-e 946 mediatek,rpmsg-name = "cros-ec-rpmsg";
1155 }; 947 };
1156 }; 948 };
1157 949
1158 &sound { 950 &sound {
1159 status = "okay"; 951 status = "okay";
1160 952
1161 mediatek,adsp = <&adsp>; 953 mediatek,adsp = <&adsp>;
1162 mediatek,dai-link = 954 mediatek,dai-link =
1163 "DL10_FE", "DPTX_BE", "ETDM1_ 955 "DL10_FE", "DPTX_BE", "ETDM1_IN_BE", "ETDM2_IN_BE",
1164 "ETDM1_OUT_BE", "ETDM2_OUT_BE 956 "ETDM1_OUT_BE", "ETDM2_OUT_BE","UL_SRC1_BE",
1165 "AFE_SOF_DL2", "AFE_SOF_DL3", 957 "AFE_SOF_DL2", "AFE_SOF_DL3", "AFE_SOF_UL4", "AFE_SOF_UL5";
1166 pinctrl-names = "default"; 958 pinctrl-names = "default";
1167 pinctrl-0 = <&aud_pins_default>; 959 pinctrl-0 = <&aud_pins_default>;
1168 <<
1169 audio-routing = <<
1170 "Headphone", "HPOL", <<
1171 "Headphone", "HPOR", <<
1172 "IN1P", "Headset Mic", <<
1173 "Ext Spk", "Speaker"; <<
1174 <<
1175 mm-dai-link { <<
1176 link-name = "ETDM1_IN_BE"; <<
1177 mediatek,clk-provider = "cpu" <<
1178 }; <<
1179 <<
1180 hs-playback-dai-link { <<
1181 link-name = "ETDM1_OUT_BE"; <<
1182 mediatek,clk-provider = "cpu" <<
1183 codec { <<
1184 sound-dai = <&audio_c <<
1185 }; <<
1186 }; <<
1187 <<
1188 hs-capture-dai-link { <<
1189 link-name = "ETDM2_IN_BE"; <<
1190 mediatek,clk-provider = "cpu" <<
1191 codec { <<
1192 sound-dai = <&audio_c <<
1193 }; <<
1194 }; <<
1195 <<
1196 spk-playback-dai-link { <<
1197 link-name = "ETDM2_OUT_BE"; <<
1198 mediatek,clk-provider = "cpu" <<
1199 codec { <<
1200 sound-dai = <&spk_amp <<
1201 }; <<
1202 }; <<
1203 <<
1204 displayport-dai-link { <<
1205 link-name = "DPTX_BE"; <<
1206 codec { <<
1207 sound-dai = <&dp_tx>; <<
1208 }; <<
1209 }; <<
1210 }; 960 };
1211 961
1212 &spi0 { 962 &spi0 {
1213 status = "okay"; 963 status = "okay";
1214 964
1215 pinctrl-names = "default"; 965 pinctrl-names = "default";
1216 pinctrl-0 = <&spi0_pins>; 966 pinctrl-0 = <&spi0_pins>;
1217 mediatek,pad-select = <0>; 967 mediatek,pad-select = <0>;
1218 968
1219 cros_ec: ec@0 { 969 cros_ec: ec@0 {
1220 #address-cells = <1>; 970 #address-cells = <1>;
1221 #size-cells = <0>; 971 #size-cells = <0>;
1222 972
1223 compatible = "google,cros-ec- 973 compatible = "google,cros-ec-spi";
1224 reg = <0>; 974 reg = <0>;
1225 interrupts-extended = <&pio 4 975 interrupts-extended = <&pio 4 IRQ_TYPE_LEVEL_LOW>;
1226 pinctrl-names = "default"; 976 pinctrl-names = "default";
1227 pinctrl-0 = <&cros_ec_int>; 977 pinctrl-0 = <&cros_ec_int>;
1228 spi-max-frequency = <3000000> 978 spi-max-frequency = <3000000>;
1229 wakeup-source; !! 979
>> 980 keyboard-backlight {
>> 981 compatible = "google,cros-kbd-led-backlight";
>> 982 };
1230 983
1231 i2c_tunnel: i2c-tunnel { 984 i2c_tunnel: i2c-tunnel {
1232 compatible = "google, 985 compatible = "google,cros-ec-i2c-tunnel";
1233 google,remote-bus = < 986 google,remote-bus = <0>;
1234 #address-cells = <1>; 987 #address-cells = <1>;
1235 #size-cells = <0>; 988 #size-cells = <0>;
1236 }; 989 };
1237 990
1238 mt_pmic_vmc_ldo_reg: regulato 991 mt_pmic_vmc_ldo_reg: regulator@0 {
1239 compatible = "google, 992 compatible = "google,cros-ec-regulator";
1240 reg = <0>; 993 reg = <0>;
1241 regulator-name = "mt_ 994 regulator-name = "mt_pmic_vmc_ldo";
1242 regulator-min-microvo 995 regulator-min-microvolt = <1200000>;
1243 regulator-max-microvo 996 regulator-max-microvolt = <3600000>;
1244 }; 997 };
1245 998
1246 mt_pmic_vmch_ldo_reg: regulat 999 mt_pmic_vmch_ldo_reg: regulator@1 {
1247 compatible = "google, 1000 compatible = "google,cros-ec-regulator";
1248 reg = <1>; 1001 reg = <1>;
1249 regulator-name = "mt_ 1002 regulator-name = "mt_pmic_vmch_ldo";
1250 regulator-min-microvo 1003 regulator-min-microvolt = <2700000>;
1251 regulator-max-microvo 1004 regulator-max-microvolt = <3600000>;
1252 }; 1005 };
1253 1006
1254 typec { 1007 typec {
1255 compatible = "google, 1008 compatible = "google,cros-ec-typec";
1256 #address-cells = <1>; 1009 #address-cells = <1>;
1257 #size-cells = <0>; 1010 #size-cells = <0>;
1258 1011
1259 usb_c0: connector@0 { 1012 usb_c0: connector@0 {
1260 compatible = 1013 compatible = "usb-c-connector";
1261 reg = <0>; 1014 reg = <0>;
1262 power-role = 1015 power-role = "dual";
1263 data-role = " 1016 data-role = "host";
1264 try-power-rol 1017 try-power-role = "source";
1265 }; 1018 };
1266 1019
1267 usb_c1: connector@1 { 1020 usb_c1: connector@1 {
1268 compatible = 1021 compatible = "usb-c-connector";
1269 reg = <1>; 1022 reg = <1>;
1270 power-role = 1023 power-role = "dual";
1271 data-role = " 1024 data-role = "host";
1272 try-power-rol 1025 try-power-role = "source";
1273 }; 1026 };
1274 }; 1027 };
1275 }; 1028 };
1276 }; 1029 };
1277 1030
1278 &spmi { 1031 &spmi {
1279 #address-cells = <2>; 1032 #address-cells = <2>;
1280 #size-cells = <0>; 1033 #size-cells = <0>;
1281 1034
1282 mt6315@6 { 1035 mt6315@6 {
1283 compatible = "mediatek,mt6315 1036 compatible = "mediatek,mt6315-regulator";
1284 reg = <0x6 SPMI_USID>; 1037 reg = <0x6 SPMI_USID>;
1285 1038
1286 regulators { 1039 regulators {
1287 mt6315_6_vbuck1: vbuc 1040 mt6315_6_vbuck1: vbuck1 {
1288 regulator-com 1041 regulator-compatible = "vbuck1";
1289 regulator-nam 1042 regulator-name = "Vbcpu";
1290 regulator-min !! 1043 regulator-min-microvolt = <300000>;
1291 regulator-max 1044 regulator-max-microvolt = <1193750>;
1292 regulator-ena 1045 regulator-enable-ramp-delay = <256>;
1293 regulator-ram 1046 regulator-ramp-delay = <6250>;
1294 regulator-all 1047 regulator-allowed-modes = <0 1 2>;
1295 regulator-alw 1048 regulator-always-on;
1296 }; 1049 };
1297 }; 1050 };
1298 }; 1051 };
1299 1052
1300 mt6315@7 { 1053 mt6315@7 {
1301 compatible = "mediatek,mt6315 1054 compatible = "mediatek,mt6315-regulator";
1302 reg = <0x7 SPMI_USID>; 1055 reg = <0x7 SPMI_USID>;
1303 1056
1304 regulators { 1057 regulators {
1305 mt6315_7_vbuck1: vbuc 1058 mt6315_7_vbuck1: vbuck1 {
1306 regulator-com 1059 regulator-compatible = "vbuck1";
1307 regulator-nam 1060 regulator-name = "Vgpu";
1308 regulator-min !! 1061 regulator-min-microvolt = <625000>;
1309 regulator-max 1062 regulator-max-microvolt = <1193750>;
1310 regulator-ena 1063 regulator-enable-ramp-delay = <256>;
1311 regulator-ram 1064 regulator-ramp-delay = <6250>;
1312 regulator-all 1065 regulator-allowed-modes = <0 1 2>;
1313 }; !! 1066 regulator-always-on;
1314 }; <<
1315 }; <<
1316 }; <<
1317 <<
1318 &thermal_zones { <<
1319 soc-area-thermal { <<
1320 polling-delay = <1000>; <<
1321 polling-delay-passive = <250> <<
1322 thermal-sensors = <&tboard_th <<
1323 <<
1324 trips { <<
1325 trip-crit { <<
1326 temperature = <<
1327 hysteresis = <<
1328 type = "criti <<
1329 }; <<
1330 }; <<
1331 }; <<
1332 <<
1333 pmic-area-thermal { <<
1334 polling-delay = <1000>; <<
1335 polling-delay-passive = <0>; <<
1336 thermal-sensors = <&tboard_th <<
1337 <<
1338 trips { <<
1339 trip-crit { <<
1340 temperature = <<
1341 hysteresis = <<
1342 type = "criti <<
1343 }; 1067 };
1344 }; 1068 };
1345 }; 1069 };
1346 }; 1070 };
1347 1071
1348 &u3phy0 { 1072 &u3phy0 {
1349 status = "okay"; 1073 status = "okay";
1350 }; 1074 };
1351 1075
1352 &u3phy1 { 1076 &u3phy1 {
1353 status = "okay"; 1077 status = "okay";
1354 }; 1078 };
1355 1079
1356 &u3phy2 { 1080 &u3phy2 {
1357 status = "okay"; 1081 status = "okay";
1358 }; 1082 };
1359 1083
1360 &u3phy3 { 1084 &u3phy3 {
1361 status = "okay"; 1085 status = "okay";
1362 }; 1086 };
1363 1087
1364 &uart0 { 1088 &uart0 {
1365 status = "okay"; 1089 status = "okay";
1366 }; 1090 };
1367 1091
1368 /* <<
1369 * For the USB Type-C ports the role and alte <<
1370 * done by the EC so we set dr_mode to host t <<
1371 */ <<
1372 &ssusb0 { <<
1373 dr_mode = "host"; <<
1374 vusb33-supply = <&mt6359_vusb_ldo_reg <<
1375 status = "okay"; <<
1376 }; <<
1377 <<
1378 &ssusb2 { <<
1379 dr_mode = "host"; <<
1380 vusb33-supply = <&mt6359_vusb_ldo_reg <<
1381 status = "okay"; <<
1382 }; <<
1383 <<
1384 &ssusb3 { <<
1385 dr_mode = "host"; <<
1386 vusb33-supply = <&mt6359_vusb_ldo_reg <<
1387 status = "okay"; <<
1388 }; <<
1389 <<
1390 &xhci0 { 1092 &xhci0 {
1391 status = "okay"; 1093 status = "okay";
1392 1094
1393 rx-fifo-depth = <3072>; !! 1095 vusb33-supply = <&mt6359_vusb_ldo_reg>;
1394 vbus-supply = <&usb_vbus>; 1096 vbus-supply = <&usb_vbus>;
1395 }; 1097 };
1396 1098
1397 &xhci1 { 1099 &xhci1 {
1398 status = "okay"; 1100 status = "okay";
1399 1101
1400 phys = <&u2port1 PHY_TYPE_USB2>; <<
1401 rx-fifo-depth = <3072>; <<
1402 vusb33-supply = <&mt6359_vusb_ldo_reg 1102 vusb33-supply = <&mt6359_vusb_ldo_reg>;
1403 vbus-supply = <&usb_vbus>; 1103 vbus-supply = <&usb_vbus>;
1404 mediatek,u3p-dis-msk = <1>; <<
1405 }; 1104 };
1406 1105
1407 &xhci2 { 1106 &xhci2 {
1408 status = "okay"; 1107 status = "okay";
>> 1108
>> 1109 vusb33-supply = <&mt6359_vusb_ldo_reg>;
1409 vbus-supply = <&usb_vbus>; 1110 vbus-supply = <&usb_vbus>;
1410 }; 1111 };
1411 1112
1412 &xhci3 { 1113 &xhci3 {
1413 status = "okay"; 1114 status = "okay";
1414 1115
1415 /* MT7921's USB Bluetooth has issues 1116 /* MT7921's USB Bluetooth has issues with USB2 LPM */
1416 usb2-lpm-disable; 1117 usb2-lpm-disable;
>> 1118 vusb33-supply = <&mt6359_vusb_ldo_reg>;
1417 vbus-supply = <&usb_vbus>; 1119 vbus-supply = <&usb_vbus>;
1418 }; 1120 };
1419 1121
1420 #include <arm/cros-ec-keyboard.dtsi> 1122 #include <arm/cros-ec-keyboard.dtsi>
1421 #include <arm/cros-ec-sbs.dtsi> 1123 #include <arm/cros-ec-sbs.dtsi>
1422 1124
1423 &keyboard_controller { 1125 &keyboard_controller {
1424 function-row-physmap = < 1126 function-row-physmap = <
1425 MATRIX_KEY(0x00, 0x02, 0) 1127 MATRIX_KEY(0x00, 0x02, 0) /* T1 */
1426 MATRIX_KEY(0x03, 0x02, 0) 1128 MATRIX_KEY(0x03, 0x02, 0) /* T2 */
1427 MATRIX_KEY(0x02, 0x02, 0) 1129 MATRIX_KEY(0x02, 0x02, 0) /* T3 */
1428 MATRIX_KEY(0x01, 0x02, 0) 1130 MATRIX_KEY(0x01, 0x02, 0) /* T4 */
1429 MATRIX_KEY(0x03, 0x04, 0) 1131 MATRIX_KEY(0x03, 0x04, 0) /* T5 */
1430 MATRIX_KEY(0x02, 0x04, 0) 1132 MATRIX_KEY(0x02, 0x04, 0) /* T6 */
1431 MATRIX_KEY(0x01, 0x04, 0) 1133 MATRIX_KEY(0x01, 0x04, 0) /* T7 */
1432 MATRIX_KEY(0x02, 0x09, 0) 1134 MATRIX_KEY(0x02, 0x09, 0) /* T8 */
1433 MATRIX_KEY(0x01, 0x09, 0) 1135 MATRIX_KEY(0x01, 0x09, 0) /* T9 */
1434 MATRIX_KEY(0x00, 0x04, 0) 1136 MATRIX_KEY(0x00, 0x04, 0) /* T10 */
1435 <<
1436 /* T11 to T13 are present onl <<
1437 MATRIX_KEY(0x00, 0x01, 0) <<
1438 MATRIX_KEY(0x01, 0x05, 0) <<
1439 MATRIX_KEY(0x03, 0x05, 0) <<
1440 >; 1137 >;
1441 1138
1442 linux,keymap = < 1139 linux,keymap = <
1443 MATRIX_KEY(0x00, 0x02, KEY_BA 1140 MATRIX_KEY(0x00, 0x02, KEY_BACK)
1444 MATRIX_KEY(0x03, 0x02, KEY_RE 1141 MATRIX_KEY(0x03, 0x02, KEY_REFRESH)
1445 MATRIX_KEY(0x02, 0x02, KEY_ZO 1142 MATRIX_KEY(0x02, 0x02, KEY_ZOOM)
1446 MATRIX_KEY(0x01, 0x02, KEY_SC 1143 MATRIX_KEY(0x01, 0x02, KEY_SCALE)
1447 MATRIX_KEY(0x03, 0x04, KEY_SY 1144 MATRIX_KEY(0x03, 0x04, KEY_SYSRQ)
1448 MATRIX_KEY(0x02, 0x04, KEY_BR 1145 MATRIX_KEY(0x02, 0x04, KEY_BRIGHTNESSDOWN)
1449 MATRIX_KEY(0x01, 0x04, KEY_BR 1146 MATRIX_KEY(0x01, 0x04, KEY_BRIGHTNESSUP)
1450 MATRIX_KEY(0x02, 0x09, KEY_MU 1147 MATRIX_KEY(0x02, 0x09, KEY_MUTE)
1451 MATRIX_KEY(0x01, 0x09, KEY_VO 1148 MATRIX_KEY(0x01, 0x09, KEY_VOLUMEDOWN)
1452 MATRIX_KEY(0x00, 0x04, KEY_VO 1149 MATRIX_KEY(0x00, 0x04, KEY_VOLUMEUP)
1453 1150
1454 CROS_STD_MAIN_KEYMAP 1151 CROS_STD_MAIN_KEYMAP
1455 >; 1152 >;
1456 }; 1153 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.