1 // SPDX-License-Identifier: GPL-2.0 1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (c) 2021 Nuvoton Technology tomer 2 // Copyright (c) 2021 Nuvoton Technology tomer.maimon@nuvoton.com
3 3
4 #include <dt-bindings/clock/nuvoton,npcm845-cl 4 #include <dt-bindings/clock/nuvoton,npcm845-clk.h>
5 #include <dt-bindings/interrupt-controller/arm 5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/interrupt-controller/irq 6 #include <dt-bindings/interrupt-controller/irq.h>
7 7
8 / { 8 / {
9 #address-cells = <2>; 9 #address-cells = <2>;
10 #size-cells = <2>; 10 #size-cells = <2>;
11 interrupt-parent = <&gic>; 11 interrupt-parent = <&gic>;
12 12
13 soc { 13 soc {
14 #address-cells = <2>; 14 #address-cells = <2>;
15 #size-cells = <2>; 15 #size-cells = <2>;
16 compatible = "simple-bus"; 16 compatible = "simple-bus";
17 interrupt-parent = <&gic>; 17 interrupt-parent = <&gic>;
18 ranges; 18 ranges;
19 19
20 gcr: system-controller@f080000 20 gcr: system-controller@f0800000 {
21 compatible = "nuvoton, 21 compatible = "nuvoton,npcm845-gcr", "syscon";
22 reg = <0x0 0xf0800000 22 reg = <0x0 0xf0800000 0x0 0x1000>;
23 }; 23 };
24 24
25 gic: interrupt-controller@dfff 25 gic: interrupt-controller@dfff9000 {
26 compatible = "arm,gic- 26 compatible = "arm,gic-400";
27 reg = <0x0 0xdfff9000 27 reg = <0x0 0xdfff9000 0x0 0x1000>,
28 <0x0 0xdfffa000 28 <0x0 0xdfffa000 0x0 0x2000>,
29 <0x0 0xdfffc000 29 <0x0 0xdfffc000 0x0 0x2000>,
30 <0x0 0xdfffe000 30 <0x0 0xdfffe000 0x0 0x2000>;
31 interrupts = <GIC_PPI 31 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
32 #interrupt-cells = <3> 32 #interrupt-cells = <3>;
33 interrupt-controller; 33 interrupt-controller;
34 #address-cells = <0>; 34 #address-cells = <0>;
35 ppi-partitions { 35 ppi-partitions {
36 ppi_cluster0: 36 ppi_cluster0: interrupt-partition-0 {
37 affini 37 affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
38 }; 38 };
39 }; 39 };
40 }; 40 };
41 }; 41 };
42 42
43 ahb { 43 ahb {
44 #address-cells = <2>; 44 #address-cells = <2>;
45 #size-cells = <2>; 45 #size-cells = <2>;
46 compatible = "simple-bus"; 46 compatible = "simple-bus";
47 interrupt-parent = <&gic>; 47 interrupt-parent = <&gic>;
48 ranges; 48 ranges;
49 49
50 rstc: reset-controller@f080100 50 rstc: reset-controller@f0801000 {
51 compatible = "nuvoton, 51 compatible = "nuvoton,npcm845-reset";
52 reg = <0x0 0xf0801000 52 reg = <0x0 0xf0801000 0x0 0x78>;
53 #reset-cells = <2>; 53 #reset-cells = <2>;
54 nuvoton,sysgcr = <&gcr 54 nuvoton,sysgcr = <&gcr>;
55 }; 55 };
56 56
57 clk: clock-controller@f0801000 57 clk: clock-controller@f0801000 {
58 compatible = "nuvoton, 58 compatible = "nuvoton,npcm845-clk";
59 #clock-cells = <1>; 59 #clock-cells = <1>;
60 reg = <0x0 0xf0801000 60 reg = <0x0 0xf0801000 0x0 0x1000>;
61 }; 61 };
62 62
63 apb { 63 apb {
64 #address-cells = <1>; 64 #address-cells = <1>;
65 #size-cells = <1>; 65 #size-cells = <1>;
66 compatible = "simple-b 66 compatible = "simple-bus";
67 interrupt-parent = <&g 67 interrupt-parent = <&gic>;
68 ranges = <0x0 0x0 0xf0 68 ranges = <0x0 0x0 0xf0000000 0x00300000>,
69 <0xfff00000 0x 69 <0xfff00000 0x0 0xfff00000 0x00016000>;
70 70
71 peci: peci-controller@ 71 peci: peci-controller@100000 {
72 compatible = " 72 compatible = "nuvoton,npcm845-peci";
73 reg = <0x10000 73 reg = <0x100000 0x1000>;
74 interrupts = < 74 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
75 clocks = <&clk 75 clocks = <&clk NPCM8XX_CLK_APB3>;
76 cmd-timeout-ms 76 cmd-timeout-ms = <1000>;
77 status = "disa 77 status = "disabled";
78 }; 78 };
79 79
80 timer0: timer@8000 { 80 timer0: timer@8000 {
81 compatible = " 81 compatible = "nuvoton,npcm845-timer";
82 interrupts = < 82 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
83 reg = <0x8000 83 reg = <0x8000 0x1C>;
84 clocks = <&clk 84 clocks = <&clk NPCM8XX_CLK_REFCLK>;
85 clock-names = 85 clock-names = "refclk";
86 }; 86 };
87 87
88 serial0: serial@0 { 88 serial0: serial@0 {
89 compatible = " 89 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
90 reg = <0x0 0x1 90 reg = <0x0 0x1000>;
91 clocks = <&clk 91 clocks = <&clk NPCM8XX_CLK_UART>;
92 interrupts = < 92 interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
93 reg-shift = <2 93 reg-shift = <2>;
94 status = "disa 94 status = "disabled";
95 }; 95 };
96 96
97 serial1: serial@1000 { 97 serial1: serial@1000 {
98 compatible = " 98 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
99 reg = <0x1000 99 reg = <0x1000 0x1000>;
100 clocks = <&clk 100 clocks = <&clk NPCM8XX_CLK_UART>;
101 interrupts = < 101 interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
102 reg-shift = <2 102 reg-shift = <2>;
103 status = "disa 103 status = "disabled";
104 }; 104 };
105 105
106 serial2: serial@2000 { 106 serial2: serial@2000 {
107 compatible = " 107 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
108 reg = <0x2000 108 reg = <0x2000 0x1000>;
109 clocks = <&clk 109 clocks = <&clk NPCM8XX_CLK_UART>;
110 interrupts = < 110 interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
111 reg-shift = <2 111 reg-shift = <2>;
112 status = "disa 112 status = "disabled";
113 }; 113 };
114 114
115 serial3: serial@3000 { 115 serial3: serial@3000 {
116 compatible = " 116 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
117 reg = <0x3000 117 reg = <0x3000 0x1000>;
118 clocks = <&clk 118 clocks = <&clk NPCM8XX_CLK_UART>;
119 interrupts = < 119 interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
120 reg-shift = <2 120 reg-shift = <2>;
121 status = "disa 121 status = "disabled";
122 }; 122 };
123 123
124 serial4: serial@4000 { 124 serial4: serial@4000 {
125 compatible = " 125 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
126 reg = <0x4000 126 reg = <0x4000 0x1000>;
127 clocks = <&clk 127 clocks = <&clk NPCM8XX_CLK_UART>;
128 interrupts = < 128 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
129 reg-shift = <2 129 reg-shift = <2>;
130 status = "disa 130 status = "disabled";
131 }; 131 };
132 132
133 serial5: serial@5000 { 133 serial5: serial@5000 {
134 compatible = " 134 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
135 reg = <0x5000 135 reg = <0x5000 0x1000>;
136 clocks = <&clk 136 clocks = <&clk NPCM8XX_CLK_UART>;
137 interrupts = < 137 interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
138 reg-shift = <2 138 reg-shift = <2>;
139 status = "disa 139 status = "disabled";
140 }; 140 };
141 141
142 serial6: serial@6000 { 142 serial6: serial@6000 {
143 compatible = " 143 compatible = "nuvoton,npcm845-uart", "nuvoton,npcm750-uart";
144 reg = <0x6000 144 reg = <0x6000 0x1000>;
145 clocks = <&clk 145 clocks = <&clk NPCM8XX_CLK_UART>;
146 interrupts = < 146 interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
147 reg-shift = <2 147 reg-shift = <2>;
148 status = "disa 148 status = "disabled";
149 }; 149 };
150 150
151 watchdog0: watchdog@80 151 watchdog0: watchdog@801c {
152 compatible = " 152 compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
153 interrupts = < 153 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
154 reg = <0x801c 154 reg = <0x801c 0x4>;
155 status = "disa 155 status = "disabled";
156 clocks = <&clk 156 clocks = <&clk NPCM8XX_CLK_REFCLK>;
157 syscon = <&gcr 157 syscon = <&gcr>;
158 }; 158 };
159 159
160 watchdog1: watchdog@90 160 watchdog1: watchdog@901c {
161 compatible = " 161 compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
162 interrupts = < 162 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
163 reg = <0x901c 163 reg = <0x901c 0x4>;
164 status = "disa 164 status = "disabled";
165 clocks = <&clk 165 clocks = <&clk NPCM8XX_CLK_REFCLK>;
166 syscon = <&gcr 166 syscon = <&gcr>;
167 }; 167 };
168 168
169 watchdog2: watchdog@a0 169 watchdog2: watchdog@a01c {
170 compatible = " 170 compatible = "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt";
171 interrupts = < 171 interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
172 reg = <0xa01c 172 reg = <0xa01c 0x4>;
173 status = "disa 173 status = "disabled";
174 clocks = <&clk 174 clocks = <&clk NPCM8XX_CLK_REFCLK>;
175 syscon = <&gcr 175 syscon = <&gcr>;
176 }; 176 };
177 }; 177 };
178 }; 178 };
179 }; 179 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.