~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/qcom/ipq9574-rdp418.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm64/qcom/ipq9574-rdp418.dts (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm64/qcom/ipq9574-rdp418.dts (Version linux-6.5.13)


  1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3      1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
  2 /*                                                  2 /*
  3  * IPQ9574 RDP418 board device tree source          3  * IPQ9574 RDP418 board device tree source
  4  *                                                  4  *
  5  * Copyright (c) 2020-2021 The Linux Foundatio      5  * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
  6  * Copyright (c) 2022-2023 Qualcomm Innovation      6  * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  7  */                                                 7  */
  8                                                     8 
  9 /dts-v1/;                                           9 /dts-v1/;
 10                                                    10 
 11 #include "ipq9574-rdp-common.dtsi"             !!  11 #include "ipq9574.dtsi"
 12                                                    12 
 13 / {                                                13 / {
 14         model = "Qualcomm Technologies, Inc. I     14         model = "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C2";
 15         compatible = "qcom,ipq9574-ap-al02-c2"     15         compatible = "qcom,ipq9574-ap-al02-c2", "qcom,ipq9574";
 16                                                    16 
                                                   >>  17         aliases {
                                                   >>  18                 serial0 = &blsp1_uart2;
                                                   >>  19         };
                                                   >>  20 
                                                   >>  21         chosen {
                                                   >>  22                 stdout-path = "serial0:115200n8";
                                                   >>  23         };
                                                   >>  24 };
                                                   >>  25 
                                                   >>  26 &blsp1_spi0 {
                                                   >>  27         pinctrl-0 = <&spi_0_pins>;
                                                   >>  28         pinctrl-names = "default";
                                                   >>  29         status = "okay";
                                                   >>  30 
                                                   >>  31         flash@0 {
                                                   >>  32                 compatible = "micron,n25q128a11", "jedec,spi-nor";
                                                   >>  33                 reg = <0>;
                                                   >>  34                 #address-cells = <1>;
                                                   >>  35                 #size-cells = <1>;
                                                   >>  36                 spi-max-frequency = <50000000>;
                                                   >>  37         };
                                                   >>  38 };
                                                   >>  39 
                                                   >>  40 &blsp1_uart2 {
                                                   >>  41         pinctrl-0 = <&uart2_pins>;
                                                   >>  42         pinctrl-names = "default";
                                                   >>  43         status = "okay";
                                                   >>  44 };
                                                   >>  45 
                                                   >>  46 &rpm_requests {
                                                   >>  47         regulators {
                                                   >>  48                 compatible = "qcom,rpm-mp5496-regulators";
                                                   >>  49 
                                                   >>  50                 ipq9574_s1: s1 {
                                                   >>  51                 /*
                                                   >>  52                  * During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
                                                   >>  53                  * During regulator registration, kernel not knowing the initial voltage,
                                                   >>  54                  * considers it as zero and brings up the regulators with minimum supported voltage.
                                                   >>  55                  * Update the regulator-min-microvolt with SVS voltage of 725mV so that
                                                   >>  56                  * the regulators are brought up with 725mV which is sufficient for all the
                                                   >>  57                  * corner parts to operate at 800MHz
                                                   >>  58                  */
                                                   >>  59                         regulator-min-microvolt = <725000>;
                                                   >>  60                         regulator-max-microvolt = <1075000>;
                                                   >>  61                 };
                                                   >>  62         };
 17 };                                                 63 };
 18                                                    64 
 19 &sdhc_1 {                                          65 &sdhc_1 {
 20         pinctrl-0 = <&sdc_default_state>;          66         pinctrl-0 = <&sdc_default_state>;
 21         pinctrl-names = "default";                 67         pinctrl-names = "default";
 22         mmc-ddr-1_8v;                              68         mmc-ddr-1_8v;
 23         mmc-hs200-1_8v;                            69         mmc-hs200-1_8v;
 24         mmc-hs400-1_8v;                            70         mmc-hs400-1_8v;
 25         mmc-hs400-enhanced-strobe;                 71         mmc-hs400-enhanced-strobe;
 26         max-frequency = <384000000>;               72         max-frequency = <384000000>;
 27         bus-width = <8>;                           73         bus-width = <8>;
 28         status = "okay";                           74         status = "okay";
 29 };                                                 75 };
 30                                                    76 
                                                   >>  77 &sleep_clk {
                                                   >>  78         clock-frequency = <32000>;
                                                   >>  79 };
                                                   >>  80 
 31 &tlmm {                                            81 &tlmm {
 32         sdc_default_state: sdc-default-state {     82         sdc_default_state: sdc-default-state {
 33                 clk-pins {                         83                 clk-pins {
 34                         pins = "gpio5";            84                         pins = "gpio5";
 35                         function = "sdc_clk";      85                         function = "sdc_clk";
 36                         drive-strength = <8>;      86                         drive-strength = <8>;
 37                         bias-disable;              87                         bias-disable;
 38                 };                                 88                 };
 39                                                    89 
 40                 cmd-pins {                         90                 cmd-pins {
 41                         pins = "gpio4";            91                         pins = "gpio4";
 42                         function = "sdc_cmd";      92                         function = "sdc_cmd";
 43                         drive-strength = <8>;      93                         drive-strength = <8>;
 44                         bias-pull-up;              94                         bias-pull-up;
 45                 };                                 95                 };
 46                                                    96 
 47                 data-pins {                        97                 data-pins {
 48                         pins = "gpio0", "gpio1     98                         pins = "gpio0", "gpio1", "gpio2",
 49                                "gpio3", "gpio6     99                                "gpio3", "gpio6", "gpio7",
 50                                "gpio8", "gpio9    100                                "gpio8", "gpio9";
 51                         function = "sdc_data";    101                         function = "sdc_data";
 52                         drive-strength = <8>;     102                         drive-strength = <8>;
 53                         bias-pull-up;             103                         bias-pull-up;
 54                 };                                104                 };
 55                                                   105 
 56                 rclk-pins {                       106                 rclk-pins {
 57                         pins = "gpio10";          107                         pins = "gpio10";
 58                         function = "sdc_rclk";    108                         function = "sdc_rclk";
 59                         drive-strength = <8>;     109                         drive-strength = <8>;
 60                         bias-pull-down;           110                         bias-pull-down;
 61                 };                                111                 };
 62         };                                        112         };
                                                   >> 113 
                                                   >> 114         spi_0_pins: spi-0-state {
                                                   >> 115                 pins = "gpio11", "gpio12", "gpio13", "gpio14";
                                                   >> 116                 function = "blsp0_spi";
                                                   >> 117                 drive-strength = <8>;
                                                   >> 118                 bias-disable;
                                                   >> 119         };
                                                   >> 120 };
                                                   >> 121 
                                                   >> 122 &xo_board_clk {
                                                   >> 123         clock-frequency = <24000000>;
 63 };                                                124 };
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php