~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/renesas/r9a07g044c2-smarc.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm64/renesas/r9a07g044c2-smarc.dts (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm64/renesas/r9a07g044c2-smarc.dts (Version linux-2.6.32.71)


  1 // SPDX-License-Identifier: (GPL-2.0-only OR B    
  2 /*                                                
  3  * Device Tree Source for the RZ/G2LC SMARC EV    
  4  *                                                
  5  * Copyright (C) 2021 Renesas Electronics Corp    
  6  */                                               
  7                                                   
  8 /dts-v1/;                                         
  9                                                   
 10 /*                                                
 11  * DIP-Switch SW1 setting on SoM                  
 12  * 1 : High; 0: Low                               
 13  * SW1-2 : SW_SD0_DEV_SEL       (1: eMMC; 0: u    
 14  * SW1-3 : SW_SCIF_CAN          (1: CAN1; 0: S    
 15  * SW1-4 : SW_RSPI_CAN          (1: CAN1; 0: R    
 16  * SW1-5 : SW_I2S0_I2S1         (1: I2S2 (HDMI    
 17  * Please change below macros according to SW1    
 18  */                                               
 19                                                   
 20 #define SW_SD0_DEV_SEL  1                         
 21                                                   
 22 #define SW_SCIF_CAN     0                         
 23 #if (SW_SCIF_CAN)                                 
 24 /* Due to HW routing, SW_RSPI_CAN is always 0     
 25 #define SW_RSPI_CAN     0                         
 26 #else                                             
 27 /* Please set SW_RSPI_CAN. Default value is 1     
 28 #define SW_RSPI_CAN     1                         
 29 #endif                                            
 30                                                   
 31 #if (SW_SCIF_CAN && SW_RSPI_CAN)                  
 32 #error "Can not set 1 to both SW_SCIF_CAN and     
 33 #endif                                            
 34                                                   
 35 /* comment the #define statement to disable SC    
 36 #define PMOD1_SER0      1                         
 37                                                   
 38 /*                                                
 39  * To enable MTU3a PWM on PMOD0,                  
 40  *  - Set DIP-Switch SW1-4 to Off position.       
 41  *  - Set SW_RSPI_CAN macro to 0.                 
 42  *  - Set PMOD_MTU3 macro to 1.                   
 43  */                                               
 44 #define PMOD_MTU3       0                         
 45                                                   
 46 #if (PMOD_MTU3 && SW_RSPI_CAN)                    
 47 #error "Cannot set as both PMOD_MTU3 and SW_RS    
 48 #endif                                            
 49                                                   
 50 /* Please set SW_I2S0_I2S1. Default value is 0    
 51 #define SW_I2S0_I2S1   0                          
 52                                                   
 53 #include "r9a07g044c2.dtsi"                       
 54 #include "rzg2lc-smarc-som.dtsi"                  
 55 #include "rzg2lc-smarc.dtsi"                      
 56                                                   
 57 / {                                               
 58         model = "Renesas SMARC EVK based on r9    
 59         compatible = "renesas,smarc-evk", "ren    
 60 };                                                
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php