1 // SPDX-License-Identifier: GPL-2.0-only OR MI !! 1 // SPDX-License-Identifier: GPL-2.0
2 /* 2 /*
3 * Device Tree Source for AM642 SoC Family 3 * Device Tree Source for AM642 SoC Family
4 * 4 *
5 * Copyright (C) 2020-2024 Texas Instruments I !! 5 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
6 */ 6 */
7 7
8 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq 9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
>> 11 #include <dt-bindings/pinctrl/k3.h>
11 #include <dt-bindings/soc/ti,sci_pm_domain.h> 12 #include <dt-bindings/soc/ti,sci_pm_domain.h>
12 13
13 #include "k3-pinctrl.h" <<
14 <<
15 / { 14 / {
16 model = "Texas Instruments K3 AM642 So 15 model = "Texas Instruments K3 AM642 SoC";
17 compatible = "ti,am642"; 16 compatible = "ti,am642";
18 interrupt-parent = <&gic500>; 17 interrupt-parent = <&gic500>;
19 #address-cells = <2>; 18 #address-cells = <2>;
20 #size-cells = <2>; 19 #size-cells = <2>;
21 20
>> 21 aliases {
>> 22 serial0 = &mcu_uart0;
>> 23 serial1 = &mcu_uart1;
>> 24 serial2 = &main_uart0;
>> 25 serial3 = &main_uart1;
>> 26 serial4 = &main_uart2;
>> 27 serial5 = &main_uart3;
>> 28 serial6 = &main_uart4;
>> 29 serial7 = &main_uart5;
>> 30 serial8 = &main_uart6;
>> 31 ethernet0 = &cpsw_port1;
>> 32 ethernet1 = &cpsw_port2;
>> 33 mmc0 = &sdhci0;
>> 34 mmc1 = &sdhci1;
>> 35 };
>> 36
22 chosen { }; 37 chosen { };
23 38
24 firmware { 39 firmware {
25 optee { 40 optee {
26 compatible = "linaro,o 41 compatible = "linaro,optee-tz";
27 method = "smc"; 42 method = "smc";
28 }; 43 };
29 44
30 psci: psci { 45 psci: psci {
31 compatible = "arm,psci 46 compatible = "arm,psci-1.0";
32 method = "smc"; 47 method = "smc";
33 }; 48 };
34 }; 49 };
35 50
36 a53_timer0: timer-cl0-cpu0 { 51 a53_timer0: timer-cl0-cpu0 {
37 compatible = "arm,armv8-timer" 52 compatible = "arm,armv8-timer";
38 interrupts = <GIC_PPI 13 IRQ_T 53 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
39 <GIC_PPI 14 IRQ_T 54 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
40 <GIC_PPI 11 IRQ_T 55 <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
41 <GIC_PPI 10 IRQ_T 56 <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
42 }; 57 };
43 58
44 pmu: pmu { 59 pmu: pmu {
45 compatible = "arm,cortex-a53-p 60 compatible = "arm,cortex-a53-pmu";
46 interrupts = <GIC_PPI 7 IRQ_TY 61 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
47 }; 62 };
48 63
49 cbass_main: bus@f4000 { 64 cbass_main: bus@f4000 {
50 bootph-all; <<
51 compatible = "simple-bus"; 65 compatible = "simple-bus";
52 #address-cells = <2>; 66 #address-cells = <2>;
53 #size-cells = <2>; 67 #size-cells = <2>;
54 ranges = <0x00 0x000f4000 0x00 68 ranges = <0x00 0x000f4000 0x00 0x000f4000 0x00 0x000002d0>, /* PINCTRL */
55 <0x00 0x00420000 0x00 69 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */
56 <0x00 0x00600000 0x00 70 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */
57 <0x00 0x00a40000 0x00 71 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */
58 <0x00 0x00b00000 0x00 <<
59 <0x00 0x01000000 0x00 72 <0x00 0x01000000 0x00 0x01000000 0x00 0x02330400>, /* First peripheral window */
60 <0x00 0x08000000 0x00 73 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */
61 <0x00 0x0d000000 0x00 74 <0x00 0x0d000000 0x00 0x0d000000 0x00 0x00800000>, /* PCIE_CORE */
62 <0x00 0x0e000000 0x00 75 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x00000100>, /* Main RTI0 */
63 <0x00 0x0e010000 0x00 76 <0x00 0x0e010000 0x00 0x0e010000 0x00 0x00000100>, /* Main RTI1 */
64 <0x00 0x0f000000 0x00 77 <0x00 0x0f000000 0x00 0x0f000000 0x00 0x00c44200>, /* Second peripheral window */
65 <0x00 0x20000000 0x00 78 <0x00 0x20000000 0x00 0x20000000 0x00 0x0a008000>, /* Third peripheral window */
66 <0x00 0x30000000 0x00 79 <0x00 0x30000000 0x00 0x30000000 0x00 0x000bc100>, /* ICSSG0/1 */
67 <0x00 0x37000000 0x00 80 <0x00 0x37000000 0x00 0x37000000 0x00 0x00040000>, /* TIMERMGR0 TIMERS */
68 <0x00 0x39000000 0x00 81 <0x00 0x39000000 0x00 0x39000000 0x00 0x00000400>, /* CPTS0 */
69 <0x00 0x3b000000 0x00 82 <0x00 0x3b000000 0x00 0x3b000000 0x00 0x00000400>, /* GPMC0_CFG */
70 <0x00 0x3cd00000 0x00 83 <0x00 0x3cd00000 0x00 0x3cd00000 0x00 0x00000200>, /* TIMERMGR0_CONFIG */
71 <0x00 0x3f004000 0x00 84 <0x00 0x3f004000 0x00 0x3f004000 0x00 0x00000400>, /* GICSS0_REGS */
72 <0x00 0x40900000 0x00 85 <0x00 0x40900000 0x00 0x40900000 0x00 0x00030000>, /* SA2_UL0 */
73 <0x00 0x43000000 0x00 86 <0x00 0x43000000 0x00 0x43000000 0x00 0x00020000>, /* CTRL_MMR0 */
74 <0x00 0x44043000 0x00 87 <0x00 0x44043000 0x00 0x44043000 0x00 0x00000fe0>, /* TI SCI DEBUG */
75 <0x00 0x48000000 0x00 88 <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>, /* DMASS */
76 <0x00 0x50000000 0x00 89 <0x00 0x50000000 0x00 0x50000000 0x00 0x08000000>, /* GPMC0 DATA */
77 <0x00 0x60000000 0x00 90 <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS0 DAT1 */
78 <0x00 0x68000000 0x00 91 <0x00 0x68000000 0x00 0x68000000 0x00 0x08000000>, /* PCIe DAT0 */
79 <0x00 0x70000000 0x00 92 <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>, /* OC SRAM */
80 <0x00 0x78000000 0x00 93 <0x00 0x78000000 0x00 0x78000000 0x00 0x00800000>, /* Main R5FSS */
81 <0x01 0x00000000 0x01 94 <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */
82 <0x06 0x00000000 0x06 95 <0x06 0x00000000 0x06 0x00000000 0x01 0x00000000>, /* PCIe DAT1 */
83 <0x05 0x00000000 0x05 96 <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS0 DAT3 */
84 97
85 /* MCU Domain Range * 98 /* MCU Domain Range */
86 <0x00 0x04000000 0x00 99 <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>;
87 100
88 cbass_mcu: bus@4000000 { 101 cbass_mcu: bus@4000000 {
89 bootph-all; <<
90 compatible = "simple-b 102 compatible = "simple-bus";
91 #address-cells = <2>; 103 #address-cells = <2>;
92 #size-cells = <2>; 104 #size-cells = <2>;
93 ranges = <0x00 0x04000 105 ranges = <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>; /* Peripheral window */
94 }; 106 };
95 }; 107 };
96 <<
97 #include "k3-am64-thermal.dtsi" <<
98 }; 108 };
99 109
100 /* Now include the peripherals for each bus se 110 /* Now include the peripherals for each bus segments */
101 #include "k3-am64-main.dtsi" 111 #include "k3-am64-main.dtsi"
102 #include "k3-am64-mcu.dtsi" 112 #include "k3-am64-mcu.dtsi"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.