~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/ti/k3-j7200.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/arm64/ti/k3-j7200.dtsi (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/arm64/ti/k3-j7200.dtsi (Version linux-6.6.60)


  1 // SPDX-License-Identifier: GPL-2.0-only OR MI !!   1 // SPDX-License-Identifier: GPL-2.0
  2 /*                                                  2 /*
  3  * Device Tree Source for J7200 SoC Family          3  * Device Tree Source for J7200 SoC Family
  4  *                                                  4  *
  5  * Copyright (C) 2020-2024 Texas Instruments I !!   5  * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
  6  */                                                 6  */
  7                                                     7 
  8 #include <dt-bindings/interrupt-controller/irq      8 #include <dt-bindings/interrupt-controller/irq.h>
  9 #include <dt-bindings/interrupt-controller/arm      9 #include <dt-bindings/interrupt-controller/arm-gic.h>
 10 #include <dt-bindings/soc/ti,sci_pm_domain.h>      10 #include <dt-bindings/soc/ti,sci_pm_domain.h>
 11                                                    11 
 12 #include "k3-pinctrl.h"                            12 #include "k3-pinctrl.h"
 13                                                    13 
 14 / {                                                14 / {
 15         model = "Texas Instruments K3 J7200 So     15         model = "Texas Instruments K3 J7200 SoC";
 16         compatible = "ti,j7200";                   16         compatible = "ti,j7200";
 17         interrupt-parent = <&gic500>;              17         interrupt-parent = <&gic500>;
 18         #address-cells = <2>;                      18         #address-cells = <2>;
 19         #size-cells = <2>;                         19         #size-cells = <2>;
 20                                                    20 
 21         chosen { };                                21         chosen { };
 22                                                    22 
 23         cpus {                                     23         cpus {
 24                 #address-cells = <1>;              24                 #address-cells = <1>;
 25                 #size-cells = <0>;                 25                 #size-cells = <0>;
 26                 cpu-map {                          26                 cpu-map {
 27                         cluster0: cluster0 {       27                         cluster0: cluster0 {
 28                                 core0 {            28                                 core0 {
 29                                         cpu =      29                                         cpu = <&cpu0>;
 30                                 };                 30                                 };
 31                                                    31 
 32                                 core1 {            32                                 core1 {
 33                                         cpu =      33                                         cpu = <&cpu1>;
 34                                 };                 34                                 };
 35                         };                         35                         };
 36                                                    36 
 37                 };                                 37                 };
 38                                                    38 
 39                 cpu0: cpu@0 {                      39                 cpu0: cpu@0 {
 40                         compatible = "arm,cort     40                         compatible = "arm,cortex-a72";
 41                         reg = <0x000>;             41                         reg = <0x000>;
 42                         device_type = "cpu";       42                         device_type = "cpu";
 43                         enable-method = "psci"     43                         enable-method = "psci";
 44                         i-cache-size = <0xc000     44                         i-cache-size = <0xc000>;
 45                         i-cache-line-size = <6     45                         i-cache-line-size = <64>;
 46                         i-cache-sets = <256>;      46                         i-cache-sets = <256>;
 47                         d-cache-size = <0x8000     47                         d-cache-size = <0x8000>;
 48                         d-cache-line-size = <6     48                         d-cache-line-size = <64>;
 49                         d-cache-sets = <256>;      49                         d-cache-sets = <256>;
 50                         next-level-cache = <&L     50                         next-level-cache = <&L2_0>;
 51                 };                                 51                 };
 52                                                    52 
 53                 cpu1: cpu@1 {                      53                 cpu1: cpu@1 {
 54                         compatible = "arm,cort     54                         compatible = "arm,cortex-a72";
 55                         reg = <0x001>;             55                         reg = <0x001>;
 56                         device_type = "cpu";       56                         device_type = "cpu";
 57                         enable-method = "psci"     57                         enable-method = "psci";
 58                         i-cache-size = <0xc000     58                         i-cache-size = <0xc000>;
 59                         i-cache-line-size = <6     59                         i-cache-line-size = <64>;
 60                         i-cache-sets = <256>;      60                         i-cache-sets = <256>;
 61                         d-cache-size = <0x8000     61                         d-cache-size = <0x8000>;
 62                         d-cache-line-size = <6     62                         d-cache-line-size = <64>;
 63                         d-cache-sets = <256>;      63                         d-cache-sets = <256>;
 64                         next-level-cache = <&L     64                         next-level-cache = <&L2_0>;
 65                 };                                 65                 };
 66         };                                         66         };
 67                                                    67 
 68         L2_0: l2-cache0 {                          68         L2_0: l2-cache0 {
 69                 compatible = "cache";              69                 compatible = "cache";
 70                 cache-level = <2>;                 70                 cache-level = <2>;
 71                 cache-unified;                     71                 cache-unified;
 72                 cache-size = <0x100000>;           72                 cache-size = <0x100000>;
 73                 cache-line-size = <64>;            73                 cache-line-size = <64>;
 74                 cache-sets = <1024>;               74                 cache-sets = <1024>;
 75                 next-level-cache = <&msmc_l3>;     75                 next-level-cache = <&msmc_l3>;
 76         };                                         76         };
 77                                                    77 
 78         msmc_l3: l3-cache0 {                       78         msmc_l3: l3-cache0 {
 79                 compatible = "cache";              79                 compatible = "cache";
 80                 cache-level = <3>;                 80                 cache-level = <3>;
 81                 cache-unified;                     81                 cache-unified;
 82         };                                         82         };
 83                                                    83 
 84         firmware {                                 84         firmware {
 85                 optee {                            85                 optee {
 86                         compatible = "linaro,o     86                         compatible = "linaro,optee-tz";
 87                         method = "smc";            87                         method = "smc";
 88                 };                                 88                 };
 89                                                    89 
 90                 psci: psci {                       90                 psci: psci {
 91                         compatible = "arm,psci     91                         compatible = "arm,psci-1.0";
 92                         method = "smc";            92                         method = "smc";
 93                 };                                 93                 };
 94         };                                         94         };
 95                                                    95 
 96         a72_timer0: timer-cl0-cpu0 {               96         a72_timer0: timer-cl0-cpu0 {
 97                 compatible = "arm,armv8-timer"     97                 compatible = "arm,armv8-timer";
 98                 interrupts = <GIC_PPI 13 IRQ_T     98                 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
 99                              <GIC_PPI 14 IRQ_T     99                              <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
100                              <GIC_PPI 11 IRQ_T    100                              <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
101                              <GIC_PPI 10 IRQ_T    101                              <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
102         };                                        102         };
103                                                   103 
104         pmu: pmu {                                104         pmu: pmu {
105                 compatible = "arm,cortex-a72-p    105                 compatible = "arm,cortex-a72-pmu";
106                 interrupts = <GIC_PPI 7 IRQ_TY    106                 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
107         };                                        107         };
108                                                   108 
109         cbass_main: bus@100000 {                  109         cbass_main: bus@100000 {
110                 compatible = "simple-bus";        110                 compatible = "simple-bus";
111                 #address-cells = <2>;             111                 #address-cells = <2>;
112                 #size-cells = <2>;                112                 #size-cells = <2>;
113                 ranges = <0x00 0x00100000 0x00    113                 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
114                          <0x00 0x00600000 0x00    114                          <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>, /* GPIO */
115                          <0x00 0x00700000 0x00    115                          <0x00 0x00700000 0x00 0x00700000 0x00 0x00001000>, /* ESM */
116                          <0x00 0x00a40000 0x00    116                          <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* timesync router */
117                          <0x00 0x01000000 0x00    117                          <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>, /* Most peripherals */
118                          <0x00 0x30000000 0x00    118                          <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>, /* MAIN NAVSS */
119                          <0x00 0x6f000000 0x00    119                          <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>, /* A72 PERIPHBASE */
120                          <0x00 0x70000000 0x00    120                          <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>, /* MSMC RAM */
121                          <0x00 0x18000000 0x00    121                          <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>, /* PCIe1 DAT0 */
122                          <0x41 0x00000000 0x41    122                          <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>, /* PCIe1 DAT1 */
123                                                   123 
124                          /* MCUSS_WKUP Range *    124                          /* MCUSS_WKUP Range */
125                          <0x00 0x28380000 0x00    125                          <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
126                          <0x00 0x40200000 0x00    126                          <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
127                          <0x00 0x40f00000 0x00    127                          <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
128                          <0x00 0x41000000 0x00    128                          <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
129                          <0x00 0x41400000 0x00    129                          <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
130                          <0x00 0x41c00000 0x00    130                          <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
131                          <0x00 0x42040000 0x00    131                          <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
132                          <0x00 0x45100000 0x00    132                          <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
133                          <0x00 0x46000000 0x00    133                          <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
134                          <0x00 0x47000000 0x00    134                          <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
135                          <0x00 0x50000000 0x00    135                          <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
136                          <0x05 0x00000000 0x05    136                          <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
137                          <0x07 0x00000000 0x07    137                          <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
138                                                   138 
139                 cbass_mcu_wakeup: bus@28380000    139                 cbass_mcu_wakeup: bus@28380000 {
140                         compatible = "simple-b    140                         compatible = "simple-bus";
141                         #address-cells = <2>;     141                         #address-cells = <2>;
142                         #size-cells = <2>;        142                         #size-cells = <2>;
143                         ranges = <0x00 0x28380    143                         ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
144                                  <0x00 0x40200    144                                  <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, /* First peripheral window */
145                                  <0x00 0x40f00    145                                  <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
146                                  <0x00 0x41000    146                                  <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
147                                  <0x00 0x41400    147                                  <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
148                                  <0x00 0x41c00    148                                  <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */
149                                  <0x00 0x42040    149                                  <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP peripheral window */
150                                  <0x00 0x45100    150                                  <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */
151                                  <0x00 0x46000    151                                  <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */
152                                  <0x00 0x47000    152                                  <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI register space */
153                                  <0x00 0x50000    153                                  <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS OSPI0/1 data region 0 */
154                                  <0x05 0x00000    154                                  <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS OSPI0 data region 3 */
155                                  <0x07 0x00000    155                                  <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>; /* FSS OSPI1 data region 3 */
156                 };                                156                 };
157         };                                        157         };
158                                                   158 
159         #include "k3-j7200-thermal.dtsi"          159         #include "k3-j7200-thermal.dtsi"
160 };                                                160 };
161                                                   161 
162 /* Now include the peripherals for each bus se    162 /* Now include the peripherals for each bus segments */
163 #include "k3-j7200-main.dtsi"                     163 #include "k3-j7200-main.dtsi"
164 #include "k3-j7200-mcu-wakeup.dtsi"               164 #include "k3-j7200-mcu-wakeup.dtsi"
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php