1 // SPDX-License-Identifier: GPL-2.0-only OR MI 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
2 /* 2 /*
3 * Device Tree Source for J784S4 SoC Family MC 3 * Device Tree Source for J784S4 SoC Family MCU/WAKEUP Domain peripherals
4 * 4 *
5 * Copyright (C) 2022-2024 Texas Instruments I 5 * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/
6 */ 6 */
7 7
8 &cbass_mcu_wakeup { 8 &cbass_mcu_wakeup {
9 sms: system-controller@44083000 { 9 sms: system-controller@44083000 {
10 bootph-all; 10 bootph-all;
11 compatible = "ti,k2g-sci"; 11 compatible = "ti,k2g-sci";
12 ti,host-id = <12>; 12 ti,host-id = <12>;
13 13
14 mbox-names = "rx", "tx"; 14 mbox-names = "rx", "tx";
15 15
16 mboxes = <&secure_proxy_main 1 16 mboxes = <&secure_proxy_main 11>,
17 <&secure_proxy_main 1 17 <&secure_proxy_main 13>;
18 18
19 reg-names = "debug_messages"; 19 reg-names = "debug_messages";
20 reg = <0x00 0x44083000 0x00 0x 20 reg = <0x00 0x44083000 0x00 0x1000>;
21 21
22 k3_pds: power-controller { 22 k3_pds: power-controller {
23 bootph-all; 23 bootph-all;
24 compatible = "ti,sci-p 24 compatible = "ti,sci-pm-domain";
25 #power-domain-cells = 25 #power-domain-cells = <2>;
26 }; 26 };
27 27
28 k3_clks: clock-controller { 28 k3_clks: clock-controller {
29 bootph-all; 29 bootph-all;
30 compatible = "ti,k2g-s 30 compatible = "ti,k2g-sci-clk";
31 #clock-cells = <2>; 31 #clock-cells = <2>;
32 }; 32 };
33 33
34 k3_reset: reset-controller { 34 k3_reset: reset-controller {
35 bootph-all; 35 bootph-all;
36 compatible = "ti,sci-r 36 compatible = "ti,sci-reset";
37 #reset-cells = <2>; 37 #reset-cells = <2>;
38 }; 38 };
39 }; 39 };
40 40
41 wkup_conf: bus@43000000 { 41 wkup_conf: bus@43000000 {
42 bootph-all; 42 bootph-all;
43 compatible = "simple-bus"; 43 compatible = "simple-bus";
44 #address-cells = <1>; 44 #address-cells = <1>;
45 #size-cells = <1>; 45 #size-cells = <1>;
46 ranges = <0x0 0x00 0x43000000 46 ranges = <0x0 0x00 0x43000000 0x20000>;
47 47
48 chipid: chipid@14 { 48 chipid: chipid@14 {
49 bootph-all; 49 bootph-all;
50 compatible = "ti,am654 50 compatible = "ti,am654-chipid";
51 reg = <0x14 0x4>; 51 reg = <0x14 0x4>;
52 }; 52 };
53 }; 53 };
54 54
55 secure_proxy_sa3: mailbox@43600000 { 55 secure_proxy_sa3: mailbox@43600000 {
56 compatible = "ti,am654-secure- 56 compatible = "ti,am654-secure-proxy";
57 #mbox-cells = <1>; 57 #mbox-cells = <1>;
58 reg-names = "target_data", "rt 58 reg-names = "target_data", "rt", "scfg";
59 reg = <0x00 0x43600000 0x00 0x 59 reg = <0x00 0x43600000 0x00 0x10000>,
60 <0x00 0x44880000 0x00 0x 60 <0x00 0x44880000 0x00 0x20000>,
61 <0x00 0x44860000 0x00 0x 61 <0x00 0x44860000 0x00 0x20000>;
62 /* 62 /*
63 * Marked Disabled: 63 * Marked Disabled:
64 * Node is incomplete as it is 64 * Node is incomplete as it is meant for bootloaders and
65 * firmware on non-MPU process 65 * firmware on non-MPU processors
66 */ 66 */
67 status = "disabled"; 67 status = "disabled";
68 }; 68 };
69 69
70 mcu_ram: sram@41c00000 { 70 mcu_ram: sram@41c00000 {
71 compatible = "mmio-sram"; 71 compatible = "mmio-sram";
72 reg = <0x00 0x41c00000 0x00 0x 72 reg = <0x00 0x41c00000 0x00 0x100000>;
73 ranges = <0x00 0x00 0x41c00000 73 ranges = <0x00 0x00 0x41c00000 0x100000>;
74 #address-cells = <1>; 74 #address-cells = <1>;
75 #size-cells = <1>; 75 #size-cells = <1>;
76 }; 76 };
77 77
78 wkup_pmx0: pinctrl@4301c000 { 78 wkup_pmx0: pinctrl@4301c000 {
79 compatible = "pinctrl-single"; 79 compatible = "pinctrl-single";
80 /* Proxy 0 addressing */ 80 /* Proxy 0 addressing */
81 reg = <0x00 0x4301c000 0x00 0x 81 reg = <0x00 0x4301c000 0x00 0x034>;
82 #pinctrl-cells = <1>; 82 #pinctrl-cells = <1>;
83 pinctrl-single,register-width 83 pinctrl-single,register-width = <32>;
84 pinctrl-single,function-mask = 84 pinctrl-single,function-mask = <0xffffffff>;
85 }; 85 };
86 86
87 wkup_pmx1: pinctrl@4301c038 { 87 wkup_pmx1: pinctrl@4301c038 {
88 compatible = "pinctrl-single"; 88 compatible = "pinctrl-single";
89 /* Proxy 0 addressing */ 89 /* Proxy 0 addressing */
90 reg = <0x00 0x4301c038 0x00 0x 90 reg = <0x00 0x4301c038 0x00 0x02c>;
91 #pinctrl-cells = <1>; 91 #pinctrl-cells = <1>;
92 pinctrl-single,register-width 92 pinctrl-single,register-width = <32>;
93 pinctrl-single,function-mask = 93 pinctrl-single,function-mask = <0xffffffff>;
94 }; 94 };
95 95
96 wkup_pmx2: pinctrl@4301c068 { 96 wkup_pmx2: pinctrl@4301c068 {
97 compatible = "pinctrl-single"; 97 compatible = "pinctrl-single";
98 /* Proxy 0 addressing */ 98 /* Proxy 0 addressing */
99 reg = <0x00 0x4301c068 0x00 0x 99 reg = <0x00 0x4301c068 0x00 0x120>;
100 #pinctrl-cells = <1>; 100 #pinctrl-cells = <1>;
101 pinctrl-single,register-width 101 pinctrl-single,register-width = <32>;
102 pinctrl-single,function-mask = 102 pinctrl-single,function-mask = <0xffffffff>;
103 }; 103 };
104 104
105 wkup_pmx3: pinctrl@4301c190 { 105 wkup_pmx3: pinctrl@4301c190 {
106 compatible = "pinctrl-single"; 106 compatible = "pinctrl-single";
107 /* Proxy 0 addressing */ 107 /* Proxy 0 addressing */
108 reg = <0x00 0x4301c190 0x00 0x 108 reg = <0x00 0x4301c190 0x00 0x004>;
109 #pinctrl-cells = <1>; 109 #pinctrl-cells = <1>;
110 pinctrl-single,register-width 110 pinctrl-single,register-width = <32>;
111 pinctrl-single,function-mask = 111 pinctrl-single,function-mask = <0xffffffff>;
112 }; 112 };
113 113
114 wkup_gpio_intr: interrupt-controller@4 114 wkup_gpio_intr: interrupt-controller@42200000 {
115 compatible = "ti,sci-intr"; 115 compatible = "ti,sci-intr";
116 reg = <0x00 0x42200000 0x00 0x 116 reg = <0x00 0x42200000 0x00 0x400>;
117 ti,intr-trigger-type = <1>; 117 ti,intr-trigger-type = <1>;
118 interrupt-controller; 118 interrupt-controller;
119 interrupt-parent = <&gic500>; 119 interrupt-parent = <&gic500>;
120 #interrupt-cells = <1>; 120 #interrupt-cells = <1>;
121 ti,sci = <&sms>; 121 ti,sci = <&sms>;
122 ti,sci-dev-id = <177>; 122 ti,sci-dev-id = <177>;
123 ti,interrupt-ranges = <16 960 123 ti,interrupt-ranges = <16 960 16>;
124 }; 124 };
125 125
126 /* MCU_TIMERIO pad input CTRLMMR_MCU_T 126 /* MCU_TIMERIO pad input CTRLMMR_MCU_TIMER*_CTRL registers */
127 mcu_timerio_input: pinctrl@40f04200 { 127 mcu_timerio_input: pinctrl@40f04200 {
128 compatible = "pinctrl-single"; 128 compatible = "pinctrl-single";
129 reg = <0x00 0x40f04200 0x00 0x 129 reg = <0x00 0x40f04200 0x00 0x28>;
130 #pinctrl-cells = <1>; 130 #pinctrl-cells = <1>;
131 pinctrl-single,register-width 131 pinctrl-single,register-width = <32>;
132 pinctrl-single,function-mask = 132 pinctrl-single,function-mask = <0x0000000f>;
133 /* Non-MPU Firmware usage */ 133 /* Non-MPU Firmware usage */
134 status = "reserved"; 134 status = "reserved";
135 }; 135 };
136 136
137 /* MCU_TIMERIO pad output CTRLMMR_MCU_ 137 /* MCU_TIMERIO pad output CTRLMMR_MCU_TIMERIO*_CTRL registers */
138 mcu_timerio_output: pinctrl@40f04280 { 138 mcu_timerio_output: pinctrl@40f04280 {
139 compatible = "pinctrl-single"; 139 compatible = "pinctrl-single";
140 reg = <0x00 0x40f04280 0x00 0x 140 reg = <0x00 0x40f04280 0x00 0x28>;
141 #pinctrl-cells = <1>; 141 #pinctrl-cells = <1>;
142 pinctrl-single,register-width 142 pinctrl-single,register-width = <32>;
143 pinctrl-single,function-mask = 143 pinctrl-single,function-mask = <0x0000000f>;
144 /* Non-MPU Firmware usage */ 144 /* Non-MPU Firmware usage */
145 status = "reserved"; 145 status = "reserved";
146 }; 146 };
147 147
148 mcu_conf: bus@40f00000 { 148 mcu_conf: bus@40f00000 {
149 compatible = "simple-bus"; 149 compatible = "simple-bus";
150 #address-cells = <1>; 150 #address-cells = <1>;
151 #size-cells = <1>; 151 #size-cells = <1>;
152 ranges = <0x0 0x0 0x40f00000 0 152 ranges = <0x0 0x0 0x40f00000 0x20000>;
153 153
154 cpsw_mac_syscon: ethernet-mac- 154 cpsw_mac_syscon: ethernet-mac-syscon@200 {
155 compatible = "ti,am62p 155 compatible = "ti,am62p-cpsw-mac-efuse", "syscon";
156 reg = <0x200 0x8>; 156 reg = <0x200 0x8>;
157 }; 157 };
158 158
159 phy_gmii_sel: phy@4040 { 159 phy_gmii_sel: phy@4040 {
160 compatible = "ti,am654 160 compatible = "ti,am654-phy-gmii-sel";
161 reg = <0x4040 0x4>; 161 reg = <0x4040 0x4>;
162 #phy-cells = <1>; 162 #phy-cells = <1>;
163 }; 163 };
164 }; 164 };
165 165
166 mcu_timer0: timer@40400000 { 166 mcu_timer0: timer@40400000 {
167 compatible = "ti,am654-timer"; 167 compatible = "ti,am654-timer";
168 reg = <0x00 0x40400000 0x00 0x 168 reg = <0x00 0x40400000 0x00 0x400>;
169 interrupts = <GIC_SPI 816 IRQ_ 169 interrupts = <GIC_SPI 816 IRQ_TYPE_LEVEL_HIGH>;
170 clocks = <&k3_clks 35 2>; 170 clocks = <&k3_clks 35 2>;
171 clock-names = "fck"; 171 clock-names = "fck";
172 assigned-clocks = <&k3_clks 35 172 assigned-clocks = <&k3_clks 35 2>;
173 assigned-clock-parents = <&k3_ 173 assigned-clock-parents = <&k3_clks 35 3>;
174 power-domains = <&k3_pds 35 TI 174 power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>;
175 ti,timer-pwm; 175 ti,timer-pwm;
176 /* Non-MPU Firmware usage */ 176 /* Non-MPU Firmware usage */
177 status = "reserved"; 177 status = "reserved";
178 }; 178 };
179 179
180 mcu_timer1: timer@40410000 { 180 mcu_timer1: timer@40410000 {
181 bootph-all; 181 bootph-all;
182 compatible = "ti,am654-timer"; 182 compatible = "ti,am654-timer";
183 reg = <0x00 0x40410000 0x00 0x 183 reg = <0x00 0x40410000 0x00 0x400>;
184 interrupts = <GIC_SPI 817 IRQ_ 184 interrupts = <GIC_SPI 817 IRQ_TYPE_LEVEL_HIGH>;
185 clocks = <&k3_clks 117 2>; 185 clocks = <&k3_clks 117 2>;
186 clock-names = "fck"; 186 clock-names = "fck";
187 assigned-clocks = <&k3_clks 11 187 assigned-clocks = <&k3_clks 117 2>;
188 assigned-clock-parents = <&k3_ 188 assigned-clock-parents = <&k3_clks 117 3>;
189 power-domains = <&k3_pds 117 T 189 power-domains = <&k3_pds 117 TI_SCI_PD_EXCLUSIVE>;
190 ti,timer-pwm; 190 ti,timer-pwm;
191 /* Non-MPU Firmware usage */ 191 /* Non-MPU Firmware usage */
192 status = "reserved"; 192 status = "reserved";
193 }; 193 };
194 194
195 mcu_timer2: timer@40420000 { 195 mcu_timer2: timer@40420000 {
196 compatible = "ti,am654-timer"; 196 compatible = "ti,am654-timer";
197 reg = <0x00 0x40420000 0x00 0x 197 reg = <0x00 0x40420000 0x00 0x400>;
198 interrupts = <GIC_SPI 818 IRQ_ 198 interrupts = <GIC_SPI 818 IRQ_TYPE_LEVEL_HIGH>;
199 clocks = <&k3_clks 118 2>; 199 clocks = <&k3_clks 118 2>;
200 clock-names = "fck"; 200 clock-names = "fck";
201 assigned-clocks = <&k3_clks 11 201 assigned-clocks = <&k3_clks 118 2>;
202 assigned-clock-parents = <&k3_ 202 assigned-clock-parents = <&k3_clks 118 3>;
203 power-domains = <&k3_pds 118 T 203 power-domains = <&k3_pds 118 TI_SCI_PD_EXCLUSIVE>;
204 ti,timer-pwm; 204 ti,timer-pwm;
205 /* Non-MPU Firmware usage */ 205 /* Non-MPU Firmware usage */
206 status = "reserved"; 206 status = "reserved";
207 }; 207 };
208 208
209 mcu_timer3: timer@40430000 { 209 mcu_timer3: timer@40430000 {
210 compatible = "ti,am654-timer"; 210 compatible = "ti,am654-timer";
211 reg = <0x00 0x40430000 0x00 0x 211 reg = <0x00 0x40430000 0x00 0x400>;
212 interrupts = <GIC_SPI 819 IRQ_ 212 interrupts = <GIC_SPI 819 IRQ_TYPE_LEVEL_HIGH>;
213 clocks = <&k3_clks 119 2>; 213 clocks = <&k3_clks 119 2>;
214 clock-names = "fck"; 214 clock-names = "fck";
215 assigned-clocks = <&k3_clks 11 215 assigned-clocks = <&k3_clks 119 2>;
216 assigned-clock-parents = <&k3_ 216 assigned-clock-parents = <&k3_clks 119 3>;
217 power-domains = <&k3_pds 119 T 217 power-domains = <&k3_pds 119 TI_SCI_PD_EXCLUSIVE>;
218 ti,timer-pwm; 218 ti,timer-pwm;
219 /* Non-MPU Firmware usage */ 219 /* Non-MPU Firmware usage */
220 status = "reserved"; 220 status = "reserved";
221 }; 221 };
222 222
223 mcu_timer4: timer@40440000 { 223 mcu_timer4: timer@40440000 {
224 compatible = "ti,am654-timer"; 224 compatible = "ti,am654-timer";
225 reg = <0x00 0x40440000 0x00 0x 225 reg = <0x00 0x40440000 0x00 0x400>;
226 interrupts = <GIC_SPI 820 IRQ_ 226 interrupts = <GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH>;
227 clocks = <&k3_clks 120 2>; 227 clocks = <&k3_clks 120 2>;
228 clock-names = "fck"; 228 clock-names = "fck";
229 assigned-clocks = <&k3_clks 12 229 assigned-clocks = <&k3_clks 120 2>;
230 assigned-clock-parents = <&k3_ 230 assigned-clock-parents = <&k3_clks 120 3>;
231 power-domains = <&k3_pds 120 T 231 power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
232 ti,timer-pwm; 232 ti,timer-pwm;
233 /* Non-MPU Firmware usage */ 233 /* Non-MPU Firmware usage */
234 status = "reserved"; 234 status = "reserved";
235 }; 235 };
236 236
237 mcu_timer5: timer@40450000 { 237 mcu_timer5: timer@40450000 {
238 compatible = "ti,am654-timer"; 238 compatible = "ti,am654-timer";
239 reg = <0x00 0x40450000 0x00 0x 239 reg = <0x00 0x40450000 0x00 0x400>;
240 interrupts = <GIC_SPI 821 IRQ_ 240 interrupts = <GIC_SPI 821 IRQ_TYPE_LEVEL_HIGH>;
241 clocks = <&k3_clks 121 2>; 241 clocks = <&k3_clks 121 2>;
242 clock-names = "fck"; 242 clock-names = "fck";
243 assigned-clocks = <&k3_clks 12 243 assigned-clocks = <&k3_clks 121 2>;
244 assigned-clock-parents = <&k3_ 244 assigned-clock-parents = <&k3_clks 121 3>;
245 power-domains = <&k3_pds 121 T 245 power-domains = <&k3_pds 121 TI_SCI_PD_EXCLUSIVE>;
246 ti,timer-pwm; 246 ti,timer-pwm;
247 /* Non-MPU Firmware usage */ 247 /* Non-MPU Firmware usage */
248 status = "reserved"; 248 status = "reserved";
249 }; 249 };
250 250
251 mcu_timer6: timer@40460000 { 251 mcu_timer6: timer@40460000 {
252 compatible = "ti,am654-timer"; 252 compatible = "ti,am654-timer";
253 reg = <0x00 0x40460000 0x00 0x 253 reg = <0x00 0x40460000 0x00 0x400>;
254 interrupts = <GIC_SPI 822 IRQ_ 254 interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH>;
255 clocks = <&k3_clks 122 2>; 255 clocks = <&k3_clks 122 2>;
256 clock-names = "fck"; 256 clock-names = "fck";
257 assigned-clocks = <&k3_clks 12 257 assigned-clocks = <&k3_clks 122 2>;
258 assigned-clock-parents = <&k3_ 258 assigned-clock-parents = <&k3_clks 122 3>;
259 power-domains = <&k3_pds 122 T 259 power-domains = <&k3_pds 122 TI_SCI_PD_EXCLUSIVE>;
260 ti,timer-pwm; 260 ti,timer-pwm;
261 /* Non-MPU Firmware usage */ 261 /* Non-MPU Firmware usage */
262 status = "reserved"; 262 status = "reserved";
263 }; 263 };
264 264
265 mcu_timer7: timer@40470000 { 265 mcu_timer7: timer@40470000 {
266 compatible = "ti,am654-timer"; 266 compatible = "ti,am654-timer";
267 reg = <0x00 0x40470000 0x00 0x 267 reg = <0x00 0x40470000 0x00 0x400>;
268 interrupts = <GIC_SPI 823 IRQ_ 268 interrupts = <GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH>;
269 clocks = <&k3_clks 123 2>; 269 clocks = <&k3_clks 123 2>;
270 clock-names = "fck"; 270 clock-names = "fck";
271 assigned-clocks = <&k3_clks 12 271 assigned-clocks = <&k3_clks 123 2>;
272 assigned-clock-parents = <&k3_ 272 assigned-clock-parents = <&k3_clks 123 3>;
273 power-domains = <&k3_pds 123 T 273 power-domains = <&k3_pds 123 TI_SCI_PD_EXCLUSIVE>;
274 ti,timer-pwm; 274 ti,timer-pwm;
275 /* Non-MPU Firmware usage */ 275 /* Non-MPU Firmware usage */
276 status = "reserved"; 276 status = "reserved";
277 }; 277 };
278 278
279 mcu_timer8: timer@40480000 { 279 mcu_timer8: timer@40480000 {
280 compatible = "ti,am654-timer"; 280 compatible = "ti,am654-timer";
281 reg = <0x00 0x40480000 0x00 0x 281 reg = <0x00 0x40480000 0x00 0x400>;
282 interrupts = <GIC_SPI 824 IRQ_ 282 interrupts = <GIC_SPI 824 IRQ_TYPE_LEVEL_HIGH>;
283 clocks = <&k3_clks 124 2>; 283 clocks = <&k3_clks 124 2>;
284 clock-names = "fck"; 284 clock-names = "fck";
285 assigned-clocks = <&k3_clks 12 285 assigned-clocks = <&k3_clks 124 2>;
286 assigned-clock-parents = <&k3_ 286 assigned-clock-parents = <&k3_clks 124 3>;
287 power-domains = <&k3_pds 124 T 287 power-domains = <&k3_pds 124 TI_SCI_PD_EXCLUSIVE>;
288 ti,timer-pwm; 288 ti,timer-pwm;
289 /* Non-MPU Firmware usage */ 289 /* Non-MPU Firmware usage */
290 status = "reserved"; 290 status = "reserved";
291 }; 291 };
292 292
293 mcu_timer9: timer@40490000 { 293 mcu_timer9: timer@40490000 {
294 compatible = "ti,am654-timer"; 294 compatible = "ti,am654-timer";
295 reg = <0x00 0x40490000 0x00 0x 295 reg = <0x00 0x40490000 0x00 0x400>;
296 interrupts = <GIC_SPI 825 IRQ_ 296 interrupts = <GIC_SPI 825 IRQ_TYPE_LEVEL_HIGH>;
297 clocks = <&k3_clks 125 2>; 297 clocks = <&k3_clks 125 2>;
298 clock-names = "fck"; 298 clock-names = "fck";
299 assigned-clocks = <&k3_clks 12 299 assigned-clocks = <&k3_clks 125 2>;
300 assigned-clock-parents = <&k3_ 300 assigned-clock-parents = <&k3_clks 125 3>;
301 power-domains = <&k3_pds 125 T 301 power-domains = <&k3_pds 125 TI_SCI_PD_EXCLUSIVE>;
302 ti,timer-pwm; 302 ti,timer-pwm;
303 /* Non-MPU Firmware usage */ 303 /* Non-MPU Firmware usage */
304 status = "reserved"; 304 status = "reserved";
305 }; 305 };
306 306
307 wkup_uart0: serial@42300000 { 307 wkup_uart0: serial@42300000 {
308 compatible = "ti,j721e-uart", 308 compatible = "ti,j721e-uart", "ti,am654-uart";
309 reg = <0x00 0x42300000 0x00 0x 309 reg = <0x00 0x42300000 0x00 0x200>;
310 interrupts = <GIC_SPI 897 IRQ_ 310 interrupts = <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>;
311 clocks = <&k3_clks 397 0>; 311 clocks = <&k3_clks 397 0>;
312 clock-names = "fclk"; 312 clock-names = "fclk";
313 power-domains = <&k3_pds 397 T 313 power-domains = <&k3_pds 397 TI_SCI_PD_EXCLUSIVE>;
314 status = "disabled"; 314 status = "disabled";
315 }; 315 };
316 316
317 mcu_uart0: serial@40a00000 { 317 mcu_uart0: serial@40a00000 {
318 compatible = "ti,j721e-uart", 318 compatible = "ti,j721e-uart", "ti,am654-uart";
319 reg = <0x00 0x40a00000 0x00 0x 319 reg = <0x00 0x40a00000 0x00 0x200>;
320 interrupts = <GIC_SPI 846 IRQ_ 320 interrupts = <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>;
321 clocks = <&k3_clks 149 0>; 321 clocks = <&k3_clks 149 0>;
322 clock-names = "fclk"; 322 clock-names = "fclk";
323 power-domains = <&k3_pds 149 T 323 power-domains = <&k3_pds 149 TI_SCI_PD_EXCLUSIVE>;
324 status = "disabled"; 324 status = "disabled";
325 }; 325 };
326 326
327 wkup_gpio0: gpio@42110000 { 327 wkup_gpio0: gpio@42110000 {
328 compatible = "ti,j721e-gpio", 328 compatible = "ti,j721e-gpio", "ti,keystone-gpio";
329 reg = <0x00 0x42110000 0x00 0x 329 reg = <0x00 0x42110000 0x00 0x100>;
330 gpio-controller; 330 gpio-controller;
331 #gpio-cells = <2>; 331 #gpio-cells = <2>;
332 interrupt-parent = <&wkup_gpio 332 interrupt-parent = <&wkup_gpio_intr>;
333 interrupts = <103>, <104>, <10 333 interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
334 interrupt-controller; 334 interrupt-controller;
335 #interrupt-cells = <2>; 335 #interrupt-cells = <2>;
336 ti,ngpio = <89>; 336 ti,ngpio = <89>;
337 ti,davinci-gpio-unbanked = <0> 337 ti,davinci-gpio-unbanked = <0>;
338 power-domains = <&k3_pds 167 T 338 power-domains = <&k3_pds 167 TI_SCI_PD_EXCLUSIVE>;
339 clocks = <&k3_clks 167 0>; 339 clocks = <&k3_clks 167 0>;
340 clock-names = "gpio"; 340 clock-names = "gpio";
341 status = "disabled"; 341 status = "disabled";
342 }; 342 };
343 343
344 wkup_gpio1: gpio@42100000 { 344 wkup_gpio1: gpio@42100000 {
345 compatible = "ti,j721e-gpio", 345 compatible = "ti,j721e-gpio", "ti,keystone-gpio";
346 reg = <0x00 0x42100000 0x00 0x 346 reg = <0x00 0x42100000 0x00 0x100>;
347 gpio-controller; 347 gpio-controller;
348 #gpio-cells = <2>; 348 #gpio-cells = <2>;
349 interrupt-parent = <&wkup_gpio 349 interrupt-parent = <&wkup_gpio_intr>;
350 interrupts = <112>, <113>, <11 350 interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
351 interrupt-controller; 351 interrupt-controller;
352 #interrupt-cells = <2>; 352 #interrupt-cells = <2>;
353 ti,ngpio = <89>; 353 ti,ngpio = <89>;
354 ti,davinci-gpio-unbanked = <0> 354 ti,davinci-gpio-unbanked = <0>;
355 power-domains = <&k3_pds 168 T 355 power-domains = <&k3_pds 168 TI_SCI_PD_EXCLUSIVE>;
356 clocks = <&k3_clks 168 0>; 356 clocks = <&k3_clks 168 0>;
357 clock-names = "gpio"; 357 clock-names = "gpio";
358 status = "disabled"; 358 status = "disabled";
359 }; 359 };
360 360
361 wkup_i2c0: i2c@42120000 { 361 wkup_i2c0: i2c@42120000 {
362 compatible = "ti,j721e-i2c", " 362 compatible = "ti,j721e-i2c", "ti,omap4-i2c";
363 reg = <0x00 0x42120000 0x00 0x 363 reg = <0x00 0x42120000 0x00 0x100>;
364 interrupts = <GIC_SPI 896 IRQ_ 364 interrupts = <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH>;
365 #address-cells = <1>; 365 #address-cells = <1>;
366 #size-cells = <0>; 366 #size-cells = <0>;
367 clocks = <&k3_clks 279 2>; 367 clocks = <&k3_clks 279 2>;
368 clock-names = "fck"; 368 clock-names = "fck";
369 power-domains = <&k3_pds 279 T 369 power-domains = <&k3_pds 279 TI_SCI_PD_EXCLUSIVE>;
370 status = "disabled"; 370 status = "disabled";
371 }; 371 };
372 372
373 mcu_i2c0: i2c@40b00000 { 373 mcu_i2c0: i2c@40b00000 {
374 compatible = "ti,j721e-i2c", " 374 compatible = "ti,j721e-i2c", "ti,omap4-i2c";
375 reg = <0x00 0x40b00000 0x00 0x 375 reg = <0x00 0x40b00000 0x00 0x100>;
376 interrupts = <GIC_SPI 852 IRQ_ 376 interrupts = <GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH>;
377 #address-cells = <1>; 377 #address-cells = <1>;
378 #size-cells = <0>; 378 #size-cells = <0>;
379 clocks = <&k3_clks 277 2>; 379 clocks = <&k3_clks 277 2>;
380 clock-names = "fck"; 380 clock-names = "fck";
381 power-domains = <&k3_pds 277 T 381 power-domains = <&k3_pds 277 TI_SCI_PD_EXCLUSIVE>;
382 status = "disabled"; 382 status = "disabled";
383 }; 383 };
384 384
385 mcu_i2c1: i2c@40b10000 { 385 mcu_i2c1: i2c@40b10000 {
386 compatible = "ti,j721e-i2c", " 386 compatible = "ti,j721e-i2c", "ti,omap4-i2c";
387 reg = <0x00 0x40b10000 0x00 0x 387 reg = <0x00 0x40b10000 0x00 0x100>;
388 interrupts = <GIC_SPI 853 IRQ_ 388 interrupts = <GIC_SPI 853 IRQ_TYPE_LEVEL_HIGH>;
389 #address-cells = <1>; 389 #address-cells = <1>;
390 #size-cells = <0>; 390 #size-cells = <0>;
391 clocks = <&k3_clks 278 2>; 391 clocks = <&k3_clks 278 2>;
392 clock-names = "fck"; 392 clock-names = "fck";
393 power-domains = <&k3_pds 278 T 393 power-domains = <&k3_pds 278 TI_SCI_PD_EXCLUSIVE>;
394 status = "disabled"; 394 status = "disabled";
395 }; 395 };
396 396
397 mcu_mcan0: can@40528000 { 397 mcu_mcan0: can@40528000 {
398 compatible = "bosch,m_can"; 398 compatible = "bosch,m_can";
399 reg = <0x00 0x40528000 0x00 0x 399 reg = <0x00 0x40528000 0x00 0x200>,
400 <0x00 0x40500000 0x00 0x 400 <0x00 0x40500000 0x00 0x8000>;
401 reg-names = "m_can", "message_ 401 reg-names = "m_can", "message_ram";
402 power-domains = <&k3_pds 263 T 402 power-domains = <&k3_pds 263 TI_SCI_PD_EXCLUSIVE>;
403 clocks = <&k3_clks 263 6>, <&k 403 clocks = <&k3_clks 263 6>, <&k3_clks 263 1>;
404 clock-names = "hclk", "cclk"; 404 clock-names = "hclk", "cclk";
405 interrupts = <GIC_SPI 832 IRQ_ 405 interrupts = <GIC_SPI 832 IRQ_TYPE_LEVEL_HIGH>,
406 <GIC_SPI 833 IRQ_ 406 <GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>;
407 interrupt-names = "int0", "int 407 interrupt-names = "int0", "int1";
408 bosch,mram-cfg = <0x00 128 64 408 bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
409 status = "disabled"; 409 status = "disabled";
410 }; 410 };
411 411
412 mcu_mcan1: can@40568000 { 412 mcu_mcan1: can@40568000 {
413 compatible = "bosch,m_can"; 413 compatible = "bosch,m_can";
414 reg = <0x00 0x40568000 0x00 0x 414 reg = <0x00 0x40568000 0x00 0x200>,
415 <0x00 0x40540000 0x00 0x 415 <0x00 0x40540000 0x00 0x8000>;
416 reg-names = "m_can", "message_ 416 reg-names = "m_can", "message_ram";
417 power-domains = <&k3_pds 264 T 417 power-domains = <&k3_pds 264 TI_SCI_PD_EXCLUSIVE>;
418 clocks = <&k3_clks 264 6>, <&k 418 clocks = <&k3_clks 264 6>, <&k3_clks 264 1>;
419 clock-names = "hclk", "cclk"; 419 clock-names = "hclk", "cclk";
420 interrupts = <GIC_SPI 835 IRQ_ 420 interrupts = <GIC_SPI 835 IRQ_TYPE_LEVEL_HIGH>,
421 <GIC_SPI 836 IRQ_ 421 <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>;
422 interrupt-names = "int0", "int 422 interrupt-names = "int0", "int1";
423 bosch,mram-cfg = <0x00 128 64 423 bosch,mram-cfg = <0x00 128 64 64 64 64 32 32>;
424 status = "disabled"; 424 status = "disabled";
425 }; 425 };
426 426
427 mcu_spi0: spi@40300000 { 427 mcu_spi0: spi@40300000 {
428 compatible = "ti,am654-mcspi", 428 compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
429 reg = <0x00 0x040300000 0x00 0 429 reg = <0x00 0x040300000 0x00 0x400>;
430 interrupts = <GIC_SPI 848 IRQ_ 430 interrupts = <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>;
431 #address-cells = <1>; 431 #address-cells = <1>;
432 #size-cells = <0>; 432 #size-cells = <0>;
433 power-domains = <&k3_pds 384 T 433 power-domains = <&k3_pds 384 TI_SCI_PD_EXCLUSIVE>;
434 clocks = <&k3_clks 384 0>; 434 clocks = <&k3_clks 384 0>;
435 status = "disabled"; 435 status = "disabled";
436 }; 436 };
437 437
438 mcu_spi1: spi@40310000 { 438 mcu_spi1: spi@40310000 {
439 compatible = "ti,am654-mcspi", 439 compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
440 reg = <0x00 0x040310000 0x00 0 440 reg = <0x00 0x040310000 0x00 0x400>;
441 interrupts = <GIC_SPI 849 IRQ_ 441 interrupts = <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>;
442 #address-cells = <1>; 442 #address-cells = <1>;
443 #size-cells = <0>; 443 #size-cells = <0>;
444 power-domains = <&k3_pds 385 T 444 power-domains = <&k3_pds 385 TI_SCI_PD_EXCLUSIVE>;
445 clocks = <&k3_clks 385 0>; 445 clocks = <&k3_clks 385 0>;
446 status = "disabled"; 446 status = "disabled";
447 }; 447 };
448 448
449 mcu_spi2: spi@40320000 { 449 mcu_spi2: spi@40320000 {
450 compatible = "ti,am654-mcspi", 450 compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
451 reg = <0x00 0x040320000 0x00 0 451 reg = <0x00 0x040320000 0x00 0x400>;
452 interrupts = <GIC_SPI 850 IRQ_ 452 interrupts = <GIC_SPI 850 IRQ_TYPE_LEVEL_HIGH>;
453 #address-cells = <1>; 453 #address-cells = <1>;
454 #size-cells = <0>; 454 #size-cells = <0>;
455 power-domains = <&k3_pds 386 T 455 power-domains = <&k3_pds 386 TI_SCI_PD_EXCLUSIVE>;
456 clocks = <&k3_clks 386 0>; 456 clocks = <&k3_clks 386 0>;
457 status = "disabled"; 457 status = "disabled";
458 }; 458 };
459 459
460 mcu_navss: bus@28380000 { 460 mcu_navss: bus@28380000 {
461 bootph-all; 461 bootph-all;
462 compatible = "simple-bus"; 462 compatible = "simple-bus";
463 #address-cells = <2>; 463 #address-cells = <2>;
464 #size-cells = <2>; 464 #size-cells = <2>;
465 ranges = <0x00 0x28380000 0x00 465 ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
466 ti,sci-dev-id = <323>; 466 ti,sci-dev-id = <323>;
467 dma-coherent; 467 dma-coherent;
468 dma-ranges; 468 dma-ranges;
469 469
470 mcu_ringacc: ringacc@2b800000 470 mcu_ringacc: ringacc@2b800000 {
471 bootph-all; 471 bootph-all;
472 compatible = "ti,am654 472 compatible = "ti,am654-navss-ringacc";
473 reg = <0x00 0x2b800000 473 reg = <0x00 0x2b800000 0x00 0x400000>,
474 <0x00 0x2b000000 474 <0x00 0x2b000000 0x00 0x400000>,
475 <0x00 0x28590000 475 <0x00 0x28590000 0x00 0x100>,
476 <0x00 0x2a500000 476 <0x00 0x2a500000 0x00 0x40000>,
477 <0x00 0x28440000 477 <0x00 0x28440000 0x00 0x40000>;
478 reg-names = "rt", "fif 478 reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
479 ti,num-rings = <286>; 479 ti,num-rings = <286>;
480 ti,sci-rm-range-gp-rin 480 ti,sci-rm-range-gp-rings = <0x1>;
481 ti,sci = <&sms>; 481 ti,sci = <&sms>;
482 ti,sci-dev-id = <328>; 482 ti,sci-dev-id = <328>;
483 msi-parent = <&main_ud 483 msi-parent = <&main_udmass_inta>;
484 }; 484 };
485 485
486 mcu_udmap: dma-controller@285c 486 mcu_udmap: dma-controller@285c0000 {
487 bootph-all; 487 bootph-all;
488 compatible = "ti,j721e 488 compatible = "ti,j721e-navss-mcu-udmap";
489 reg = <0x00 0x285c0000 489 reg = <0x00 0x285c0000 0x00 0x100>,
490 <0x00 0x2a800000 490 <0x00 0x2a800000 0x00 0x40000>,
491 <0x00 0x2aa00000 491 <0x00 0x2aa00000 0x00 0x40000>,
492 <0x00 0x284a0000 492 <0x00 0x284a0000 0x00 0x4000>,
493 <0x00 0x284c0000 493 <0x00 0x284c0000 0x00 0x4000>,
494 <0x00 0x28400000 494 <0x00 0x28400000 0x00 0x2000>;
495 reg-names = "gcfg", "r 495 reg-names = "gcfg", "rchanrt", "tchanrt",
496 "tchan", " 496 "tchan", "rchan", "rflow";
497 msi-parent = <&main_ud 497 msi-parent = <&main_udmass_inta>;
498 #dma-cells = <1>; 498 #dma-cells = <1>;
499 499
500 ti,sci = <&sms>; 500 ti,sci = <&sms>;
501 ti,sci-dev-id = <329>; 501 ti,sci-dev-id = <329>;
502 ti,ringacc = <&mcu_rin 502 ti,ringacc = <&mcu_ringacc>;
503 ti,sci-rm-range-tchan 503 ti,sci-rm-range-tchan = <0x0d>, /* TX_CHAN */
504 504 <0x0f>; /* TX_HCHAN */
505 ti,sci-rm-range-rchan 505 ti,sci-rm-range-rchan = <0x0a>, /* RX_CHAN */
506 506 <0x0b>; /* RX_HCHAN */
507 ti,sci-rm-range-rflow 507 ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */
508 }; 508 };
509 }; 509 };
510 510
511 secure_proxy_mcu: mailbox@2a480000 { 511 secure_proxy_mcu: mailbox@2a480000 {
512 compatible = "ti,am654-secure- 512 compatible = "ti,am654-secure-proxy";
513 #mbox-cells = <1>; 513 #mbox-cells = <1>;
514 reg-names = "target_data", "rt 514 reg-names = "target_data", "rt", "scfg";
515 reg = <0x00 0x2a480000 0x00 0x 515 reg = <0x00 0x2a480000 0x00 0x80000>,
516 <0x00 0x2a380000 0x00 0x 516 <0x00 0x2a380000 0x00 0x80000>,
517 <0x00 0x2a400000 0x00 0x 517 <0x00 0x2a400000 0x00 0x80000>;
518 /* 518 /*
519 * Marked Disabled: 519 * Marked Disabled:
520 * Node is incomplete as it is 520 * Node is incomplete as it is meant for bootloaders and
521 * firmware on non-MPU process 521 * firmware on non-MPU processors
522 */ 522 */
523 status = "disabled"; 523 status = "disabled";
524 }; 524 };
525 525
526 mcu_cpsw: ethernet@46000000 { 526 mcu_cpsw: ethernet@46000000 {
527 compatible = "ti,j721e-cpsw-nu 527 compatible = "ti,j721e-cpsw-nuss";
528 #address-cells = <2>; 528 #address-cells = <2>;
529 #size-cells = <2>; 529 #size-cells = <2>;
530 reg = <0x00 0x46000000 0x00 0x 530 reg = <0x00 0x46000000 0x00 0x200000>;
531 reg-names = "cpsw_nuss"; 531 reg-names = "cpsw_nuss";
532 ranges = <0x00 0x00 0x00 0x460 532 ranges = <0x00 0x00 0x00 0x46000000 0x00 0x200000>;
533 dma-coherent; 533 dma-coherent;
534 clocks = <&k3_clks 63 0>; 534 clocks = <&k3_clks 63 0>;
535 clock-names = "fck"; 535 clock-names = "fck";
536 power-domains = <&k3_pds 63 TI 536 power-domains = <&k3_pds 63 TI_SCI_PD_EXCLUSIVE>;
537 537
538 dmas = <&mcu_udmap 0xf000>, 538 dmas = <&mcu_udmap 0xf000>,
539 <&mcu_udmap 0xf001>, 539 <&mcu_udmap 0xf001>,
540 <&mcu_udmap 0xf002>, 540 <&mcu_udmap 0xf002>,
541 <&mcu_udmap 0xf003>, 541 <&mcu_udmap 0xf003>,
542 <&mcu_udmap 0xf004>, 542 <&mcu_udmap 0xf004>,
543 <&mcu_udmap 0xf005>, 543 <&mcu_udmap 0xf005>,
544 <&mcu_udmap 0xf006>, 544 <&mcu_udmap 0xf006>,
545 <&mcu_udmap 0xf007>, 545 <&mcu_udmap 0xf007>,
546 <&mcu_udmap 0x7000>; 546 <&mcu_udmap 0x7000>;
547 dma-names = "tx0", "tx1", "tx2 547 dma-names = "tx0", "tx1", "tx2", "tx3",
548 "tx4", "tx5", "tx6 548 "tx4", "tx5", "tx6", "tx7",
549 "rx"; 549 "rx";
550 status = "disabled"; 550 status = "disabled";
551 551
552 ethernet-ports { 552 ethernet-ports {
553 #address-cells = <1>; 553 #address-cells = <1>;
554 #size-cells = <0>; 554 #size-cells = <0>;
555 555
556 mcu_cpsw_port1: port@1 556 mcu_cpsw_port1: port@1 {
557 reg = <1>; 557 reg = <1>;
558 ti,mac-only; 558 ti,mac-only;
559 label = "port1 559 label = "port1";
560 ti,syscon-efus 560 ti,syscon-efuse = <&cpsw_mac_syscon 0x0>;
561 phys = <&phy_g 561 phys = <&phy_gmii_sel 1>;
562 }; 562 };
563 }; 563 };
564 564
565 davinci_mdio: mdio@f00 { 565 davinci_mdio: mdio@f00 {
566 compatible = "ti,cpsw- 566 compatible = "ti,cpsw-mdio","ti,davinci_mdio";
567 reg = <0x00 0xf00 0x00 567 reg = <0x00 0xf00 0x00 0x100>;
568 #address-cells = <1>; 568 #address-cells = <1>;
569 #size-cells = <0>; 569 #size-cells = <0>;
570 clocks = <&k3_clks 63 570 clocks = <&k3_clks 63 0>;
571 clock-names = "fck"; 571 clock-names = "fck";
572 bus_freq = <1000000>; 572 bus_freq = <1000000>;
573 }; 573 };
574 574
575 cpts@3d000 { 575 cpts@3d000 {
576 compatible = "ti,am65- 576 compatible = "ti,am65-cpts";
577 reg = <0x00 0x3d000 0x 577 reg = <0x00 0x3d000 0x00 0x400>;
578 clocks = <&k3_clks 63 578 clocks = <&k3_clks 63 3>;
579 clock-names = "cpts"; 579 clock-names = "cpts";
580 assigned-clocks = <&k3 580 assigned-clocks = <&k3_clks 63 3>; /* CPTS_RFT_CLK */
581 assigned-clock-parents 581 assigned-clock-parents = <&k3_clks 63 5>; /* MAIN_0_HSDIV6_CLK */
582 interrupts-extended = 582 interrupts-extended = <&gic500 GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>;
583 interrupt-names = "cpt 583 interrupt-names = "cpts";
584 ti,cpts-ext-ts-inputs 584 ti,cpts-ext-ts-inputs = <4>;
585 ti,cpts-periodic-outpu 585 ti,cpts-periodic-outputs = <2>;
586 }; 586 };
587 }; 587 };
588 588
589 mcu_r5fss0: r5fss@41000000 { 589 mcu_r5fss0: r5fss@41000000 {
590 compatible = "ti,j721s2-r5fss" 590 compatible = "ti,j721s2-r5fss";
591 ti,cluster-mode = <1>; 591 ti,cluster-mode = <1>;
592 #address-cells = <1>; 592 #address-cells = <1>;
593 #size-cells = <1>; 593 #size-cells = <1>;
594 ranges = <0x41000000 0x00 0x41 594 ranges = <0x41000000 0x00 0x41000000 0x20000>,
595 <0x41400000 0x00 0x41 595 <0x41400000 0x00 0x41400000 0x20000>;
596 power-domains = <&k3_pds 345 T 596 power-domains = <&k3_pds 345 TI_SCI_PD_EXCLUSIVE>;
597 597
598 mcu_r5fss0_core0: r5f@41000000 598 mcu_r5fss0_core0: r5f@41000000 {
599 compatible = "ti,j721s 599 compatible = "ti,j721s2-r5f";
600 reg = <0x41000000 0x00 600 reg = <0x41000000 0x00010000>,
601 <0x41010000 0x00 601 <0x41010000 0x00010000>;
602 reg-names = "atcm", "b 602 reg-names = "atcm", "btcm";
603 ti,sci = <&sms>; 603 ti,sci = <&sms>;
604 ti,sci-dev-id = <346>; 604 ti,sci-dev-id = <346>;
605 ti,sci-proc-ids = <0x0 605 ti,sci-proc-ids = <0x01 0xff>;
606 resets = <&k3_reset 34 606 resets = <&k3_reset 346 1>;
607 firmware-name = "j784s 607 firmware-name = "j784s4-mcu-r5f0_0-fw";
608 ti,atcm-enable = <1>; 608 ti,atcm-enable = <1>;
609 ti,btcm-enable = <1>; 609 ti,btcm-enable = <1>;
610 ti,loczrama = <1>; 610 ti,loczrama = <1>;
611 }; 611 };
612 612
613 mcu_r5fss0_core1: r5f@41400000 613 mcu_r5fss0_core1: r5f@41400000 {
614 compatible = "ti,j721s 614 compatible = "ti,j721s2-r5f";
615 reg = <0x41400000 0x00 615 reg = <0x41400000 0x00010000>,
616 <0x41410000 0x00 616 <0x41410000 0x00010000>;
617 reg-names = "atcm", "b 617 reg-names = "atcm", "btcm";
618 ti,sci = <&sms>; 618 ti,sci = <&sms>;
619 ti,sci-dev-id = <347>; 619 ti,sci-dev-id = <347>;
620 ti,sci-proc-ids = <0x0 620 ti,sci-proc-ids = <0x02 0xff>;
621 resets = <&k3_reset 34 621 resets = <&k3_reset 347 1>;
622 firmware-name = "j784s 622 firmware-name = "j784s4-mcu-r5f0_1-fw";
623 ti,atcm-enable = <1>; 623 ti,atcm-enable = <1>;
624 ti,btcm-enable = <1>; 624 ti,btcm-enable = <1>;
625 ti,loczrama = <1>; 625 ti,loczrama = <1>;
626 }; 626 };
627 }; 627 };
628 628
629 wkup_vtm0: temperature-sensor@42040000 629 wkup_vtm0: temperature-sensor@42040000 {
630 compatible = "ti,j7200-vtm"; 630 compatible = "ti,j7200-vtm";
631 reg = <0x00 0x42040000 0x00 0x 631 reg = <0x00 0x42040000 0x00 0x350>,
632 <0x00 0x42050000 0x00 0x 632 <0x00 0x42050000 0x00 0x350>;
633 power-domains = <&k3_pds 243 T 633 power-domains = <&k3_pds 243 TI_SCI_PD_SHARED>;
634 #thermal-sensor-cells = <1>; 634 #thermal-sensor-cells = <1>;
635 }; 635 };
636 636
637 tscadc0: tscadc@40200000 { 637 tscadc0: tscadc@40200000 {
638 compatible = "ti,am3359-tscadc 638 compatible = "ti,am3359-tscadc";
639 reg = <0x00 0x40200000 0x00 0x 639 reg = <0x00 0x40200000 0x00 0x1000>;
640 interrupts = <GIC_SPI 860 IRQ_ 640 interrupts = <GIC_SPI 860 IRQ_TYPE_LEVEL_HIGH>;
641 power-domains = <&k3_pds 0 TI_ 641 power-domains = <&k3_pds 0 TI_SCI_PD_EXCLUSIVE>;
642 clocks = <&k3_clks 0 0>; 642 clocks = <&k3_clks 0 0>;
643 assigned-clocks = <&k3_clks 0 643 assigned-clocks = <&k3_clks 0 2>;
644 assigned-clock-rates = <600000 644 assigned-clock-rates = <60000000>;
645 clock-names = "fck"; 645 clock-names = "fck";
646 dmas = <&main_udmap 0x7400>, 646 dmas = <&main_udmap 0x7400>,
647 <&main_udmap 0x7401>; 647 <&main_udmap 0x7401>;
648 dma-names = "fifo0", "fifo1"; 648 dma-names = "fifo0", "fifo1";
649 status = "disabled"; 649 status = "disabled";
650 650
651 adc { 651 adc {
652 #io-channel-cells = <1 652 #io-channel-cells = <1>;
653 compatible = "ti,am335 653 compatible = "ti,am3359-adc";
654 }; 654 };
655 }; 655 };
656 656
657 tscadc1: tscadc@40210000 { 657 tscadc1: tscadc@40210000 {
658 compatible = "ti,am3359-tscadc 658 compatible = "ti,am3359-tscadc";
659 reg = <0x00 0x40210000 0x00 0x 659 reg = <0x00 0x40210000 0x00 0x1000>;
660 interrupts = <GIC_SPI 861 IRQ_ 660 interrupts = <GIC_SPI 861 IRQ_TYPE_LEVEL_HIGH>;
661 power-domains = <&k3_pds 1 TI_ 661 power-domains = <&k3_pds 1 TI_SCI_PD_EXCLUSIVE>;
662 clocks = <&k3_clks 1 0>; 662 clocks = <&k3_clks 1 0>;
663 assigned-clocks = <&k3_clks 1 663 assigned-clocks = <&k3_clks 1 2>;
664 assigned-clock-rates = <600000 664 assigned-clock-rates = <60000000>;
665 clock-names = "fck"; 665 clock-names = "fck";
666 dmas = <&main_udmap 0x7402>, 666 dmas = <&main_udmap 0x7402>,
667 <&main_udmap 0x7403>; 667 <&main_udmap 0x7403>;
668 dma-names = "fifo0", "fifo1"; 668 dma-names = "fifo0", "fifo1";
669 status = "disabled"; 669 status = "disabled";
670 670
671 adc { 671 adc {
672 #io-channel-cells = <1 672 #io-channel-cells = <1>;
673 compatible = "ti,am335 673 compatible = "ti,am3359-adc";
674 }; 674 };
675 }; 675 };
676 676
677 fss: bus@47000000 { 677 fss: bus@47000000 {
678 compatible = "simple-bus"; 678 compatible = "simple-bus";
679 #address-cells = <2>; 679 #address-cells = <2>;
680 #size-cells = <2>; 680 #size-cells = <2>;
681 ranges = <0x00 0x47000000 0x00 681 ranges = <0x00 0x47000000 0x00 0x47000000 0x00 0x00000100>, /* FSS Control */
682 <0x00 0x47040000 0x00 682 <0x00 0x47040000 0x00 0x47040000 0x00 0x00000100>, /* OSPI0 Control */
683 <0x00 0x47050000 0x00 683 <0x00 0x47050000 0x00 0x47050000 0x00 0x00000100>, /* OSPI1 Control */
684 <0x00 0x50000000 0x00 684 <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS data region 1 */
685 <0x04 0x00000000 0x04 685 <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>; /* FSS data region 0/3 */
686 686
687 ospi0: spi@47040000 { 687 ospi0: spi@47040000 {
688 compatible = "ti,am654 688 compatible = "ti,am654-ospi", "cdns,qspi-nor";
689 reg = <0x00 0x47040000 689 reg = <0x00 0x47040000 0x00 0x100>,
690 <0x05 0x00000000 690 <0x05 0x00000000 0x01 0x00000000>;
691 interrupts = <GIC_SPI 691 interrupts = <GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH>;
692 cdns,fifo-depth = <256 692 cdns,fifo-depth = <256>;
693 cdns,fifo-width = <4>; 693 cdns,fifo-width = <4>;
694 cdns,trigger-address = 694 cdns,trigger-address = <0x0>;
695 clocks = <&k3_clks 161 695 clocks = <&k3_clks 161 7>;
696 assigned-clocks = <&k3 696 assigned-clocks = <&k3_clks 161 7>;
697 assigned-clock-parents 697 assigned-clock-parents = <&k3_clks 161 9>;
698 assigned-clock-rates = 698 assigned-clock-rates = <166666666>;
699 power-domains = <&k3_p 699 power-domains = <&k3_pds 161 TI_SCI_PD_EXCLUSIVE>;
700 #address-cells = <1>; 700 #address-cells = <1>;
701 #size-cells = <0>; 701 #size-cells = <0>;
702 status = "disabled"; 702 status = "disabled";
703 }; 703 };
704 704
705 ospi1: spi@47050000 { 705 ospi1: spi@47050000 {
706 compatible = "ti,am654 706 compatible = "ti,am654-ospi", "cdns,qspi-nor";
707 reg = <0x00 0x47050000 707 reg = <0x00 0x47050000 0x00 0x100>,
708 <0x07 0x00000000 708 <0x07 0x00000000 0x01 0x00000000>;
709 interrupts = <GIC_SPI 709 interrupts = <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH>;
710 cdns,fifo-depth = <256 710 cdns,fifo-depth = <256>;
711 cdns,fifo-width = <4>; 711 cdns,fifo-width = <4>;
712 cdns,trigger-address = 712 cdns,trigger-address = <0x0>;
713 clocks = <&k3_clks 162 713 clocks = <&k3_clks 162 7>;
714 power-domains = <&k3_p 714 power-domains = <&k3_pds 162 TI_SCI_PD_EXCLUSIVE>;
715 #address-cells = <1>; 715 #address-cells = <1>;
716 #size-cells = <0>; 716 #size-cells = <0>;
717 status = "disabled"; 717 status = "disabled";
718 }; 718 };
719 }; 719 };
720 720
721 mcu_esm: esm@40800000 { 721 mcu_esm: esm@40800000 {
722 compatible = "ti,j721e-esm"; 722 compatible = "ti,j721e-esm";
723 reg = <0x00 0x40800000 0x00 0x 723 reg = <0x00 0x40800000 0x00 0x1000>;
724 ti,esm-pins = <95>; 724 ti,esm-pins = <95>;
725 bootph-pre-ram; 725 bootph-pre-ram;
726 }; 726 };
727 727
728 wkup_esm: esm@42080000 { 728 wkup_esm: esm@42080000 {
729 compatible = "ti,j721e-esm"; 729 compatible = "ti,j721e-esm";
730 reg = <0x00 0x42080000 0x00 0x 730 reg = <0x00 0x42080000 0x00 0x1000>;
731 ti,esm-pins = <63>; 731 ti,esm-pins = <63>;
732 bootph-pre-ram; 732 bootph-pre-ram;
733 }; 733 };
734 734
735 /* 735 /*
736 * The 2 RTI instances are couple with 736 * The 2 RTI instances are couple with MCU R5Fs so keeping them
737 * reserved as these will be used by t 737 * reserved as these will be used by their respective firmware
738 */ 738 */
739 mcu_watchdog0: watchdog@40600000 { 739 mcu_watchdog0: watchdog@40600000 {
740 compatible = "ti,j7-rti-wdt"; 740 compatible = "ti,j7-rti-wdt";
741 reg = <0x00 0x40600000 0x00 0x 741 reg = <0x00 0x40600000 0x00 0x100>;
742 clocks = <&k3_clks 367 1>; 742 clocks = <&k3_clks 367 1>;
743 power-domains = <&k3_pds 367 T 743 power-domains = <&k3_pds 367 TI_SCI_PD_EXCLUSIVE>;
744 assigned-clocks = <&k3_clks 36 744 assigned-clocks = <&k3_clks 367 0>;
745 assigned-clock-parents = <&k3_ 745 assigned-clock-parents = <&k3_clks 367 4>;
746 /* reserved for MCU_R5F0_0 */ 746 /* reserved for MCU_R5F0_0 */
747 status = "reserved"; 747 status = "reserved";
748 }; 748 };
749 749
750 mcu_watchdog1: watchdog@40610000 { 750 mcu_watchdog1: watchdog@40610000 {
751 compatible = "ti,j7-rti-wdt"; 751 compatible = "ti,j7-rti-wdt";
752 reg = <0x00 0x40610000 0x00 0x 752 reg = <0x00 0x40610000 0x00 0x100>;
753 clocks = <&k3_clks 368 1>; 753 clocks = <&k3_clks 368 1>;
754 power-domains = <&k3_pds 368 T 754 power-domains = <&k3_pds 368 TI_SCI_PD_EXCLUSIVE>;
755 assigned-clocks = <&k3_clks 36 755 assigned-clocks = <&k3_clks 368 0>;
756 assigned-clock-parents = <&k3_ 756 assigned-clock-parents = <&k3_clks 368 4>;
757 /* reserved for MCU_R5F0_1 */ 757 /* reserved for MCU_R5F0_1 */
758 status = "reserved"; 758 status = "reserved";
759 }; 759 };
760 }; 760 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.