1 /* SPDX-License-Identifier: GPL-2.0-only */ 1 /* SPDX-License-Identifier: GPL-2.0-only */ 2 /* 2 /* 3 * Copyright 2013 Lucas Stach, Pengutronix <l. 3 * Copyright 2013 Lucas Stach, Pengutronix <l.stach@pengutronix.de> 4 */ 4 */ 5 5 6 #ifndef __DT_BINDINGS_CLOCK_IMX5_H 6 #ifndef __DT_BINDINGS_CLOCK_IMX5_H 7 #define __DT_BINDINGS_CLOCK_IMX5_H 7 #define __DT_BINDINGS_CLOCK_IMX5_H 8 8 9 #define IMX5_CLK_DUMMY 0 9 #define IMX5_CLK_DUMMY 0 10 #define IMX5_CLK_CKIL 1 10 #define IMX5_CLK_CKIL 1 11 #define IMX5_CLK_OSC 2 11 #define IMX5_CLK_OSC 2 12 #define IMX5_CLK_CKIH1 3 12 #define IMX5_CLK_CKIH1 3 13 #define IMX5_CLK_CKIH2 4 13 #define IMX5_CLK_CKIH2 4 14 #define IMX5_CLK_AHB 5 14 #define IMX5_CLK_AHB 5 15 #define IMX5_CLK_IPG 6 15 #define IMX5_CLK_IPG 6 16 #define IMX5_CLK_AXI_A 7 16 #define IMX5_CLK_AXI_A 7 17 #define IMX5_CLK_AXI_B 8 17 #define IMX5_CLK_AXI_B 8 18 #define IMX5_CLK_UART_PRED 9 18 #define IMX5_CLK_UART_PRED 9 19 #define IMX5_CLK_UART_ROOT 10 19 #define IMX5_CLK_UART_ROOT 10 20 #define IMX5_CLK_ESDHC_A_PRED 11 20 #define IMX5_CLK_ESDHC_A_PRED 11 21 #define IMX5_CLK_ESDHC_B_PRED 12 21 #define IMX5_CLK_ESDHC_B_PRED 12 22 #define IMX5_CLK_ESDHC_C_SEL 13 22 #define IMX5_CLK_ESDHC_C_SEL 13 23 #define IMX5_CLK_ESDHC_D_SEL 14 23 #define IMX5_CLK_ESDHC_D_SEL 14 24 #define IMX5_CLK_EMI_SEL 15 24 #define IMX5_CLK_EMI_SEL 15 25 #define IMX5_CLK_EMI_SLOW_PODF 16 25 #define IMX5_CLK_EMI_SLOW_PODF 16 26 #define IMX5_CLK_NFC_PODF 17 26 #define IMX5_CLK_NFC_PODF 17 27 #define IMX5_CLK_ECSPI_PRED 18 27 #define IMX5_CLK_ECSPI_PRED 18 28 #define IMX5_CLK_ECSPI_PODF 19 28 #define IMX5_CLK_ECSPI_PODF 19 29 #define IMX5_CLK_USBOH3_PRED 20 29 #define IMX5_CLK_USBOH3_PRED 20 30 #define IMX5_CLK_USBOH3_PODF 21 30 #define IMX5_CLK_USBOH3_PODF 21 31 #define IMX5_CLK_USB_PHY_PRED 22 31 #define IMX5_CLK_USB_PHY_PRED 22 32 #define IMX5_CLK_USB_PHY_PODF 23 32 #define IMX5_CLK_USB_PHY_PODF 23 33 #define IMX5_CLK_CPU_PODF 24 33 #define IMX5_CLK_CPU_PODF 24 34 #define IMX5_CLK_DI_PRED 25 34 #define IMX5_CLK_DI_PRED 25 35 #define IMX5_CLK_TVE_SEL 27 35 #define IMX5_CLK_TVE_SEL 27 36 #define IMX5_CLK_UART1_IPG_GATE 28 36 #define IMX5_CLK_UART1_IPG_GATE 28 37 #define IMX5_CLK_UART1_PER_GATE 29 37 #define IMX5_CLK_UART1_PER_GATE 29 38 #define IMX5_CLK_UART2_IPG_GATE 30 38 #define IMX5_CLK_UART2_IPG_GATE 30 39 #define IMX5_CLK_UART2_PER_GATE 31 39 #define IMX5_CLK_UART2_PER_GATE 31 40 #define IMX5_CLK_UART3_IPG_GATE 32 40 #define IMX5_CLK_UART3_IPG_GATE 32 41 #define IMX5_CLK_UART3_PER_GATE 33 41 #define IMX5_CLK_UART3_PER_GATE 33 42 #define IMX5_CLK_I2C1_GATE 34 42 #define IMX5_CLK_I2C1_GATE 34 43 #define IMX5_CLK_I2C2_GATE 35 43 #define IMX5_CLK_I2C2_GATE 35 44 #define IMX5_CLK_GPT_IPG_GATE 36 44 #define IMX5_CLK_GPT_IPG_GATE 36 45 #define IMX5_CLK_PWM1_IPG_GATE 37 45 #define IMX5_CLK_PWM1_IPG_GATE 37 46 #define IMX5_CLK_PWM1_HF_GATE 38 46 #define IMX5_CLK_PWM1_HF_GATE 38 47 #define IMX5_CLK_PWM2_IPG_GATE 39 47 #define IMX5_CLK_PWM2_IPG_GATE 39 48 #define IMX5_CLK_PWM2_HF_GATE 40 48 #define IMX5_CLK_PWM2_HF_GATE 40 49 #define IMX5_CLK_GPT_HF_GATE 41 49 #define IMX5_CLK_GPT_HF_GATE 41 50 #define IMX5_CLK_FEC_GATE 42 50 #define IMX5_CLK_FEC_GATE 42 51 #define IMX5_CLK_USBOH3_PER_GATE 43 51 #define IMX5_CLK_USBOH3_PER_GATE 43 52 #define IMX5_CLK_ESDHC1_IPG_GATE 44 52 #define IMX5_CLK_ESDHC1_IPG_GATE 44 53 #define IMX5_CLK_ESDHC2_IPG_GATE 45 53 #define IMX5_CLK_ESDHC2_IPG_GATE 45 54 #define IMX5_CLK_ESDHC3_IPG_GATE 46 54 #define IMX5_CLK_ESDHC3_IPG_GATE 46 55 #define IMX5_CLK_ESDHC4_IPG_GATE 47 55 #define IMX5_CLK_ESDHC4_IPG_GATE 47 56 #define IMX5_CLK_SSI1_IPG_GATE 48 56 #define IMX5_CLK_SSI1_IPG_GATE 48 57 #define IMX5_CLK_SSI2_IPG_GATE 49 57 #define IMX5_CLK_SSI2_IPG_GATE 49 58 #define IMX5_CLK_SSI3_IPG_GATE 50 58 #define IMX5_CLK_SSI3_IPG_GATE 50 59 #define IMX5_CLK_ECSPI1_IPG_GATE 51 59 #define IMX5_CLK_ECSPI1_IPG_GATE 51 60 #define IMX5_CLK_ECSPI1_PER_GATE 52 60 #define IMX5_CLK_ECSPI1_PER_GATE 52 61 #define IMX5_CLK_ECSPI2_IPG_GATE 53 61 #define IMX5_CLK_ECSPI2_IPG_GATE 53 62 #define IMX5_CLK_ECSPI2_PER_GATE 54 62 #define IMX5_CLK_ECSPI2_PER_GATE 54 63 #define IMX5_CLK_CSPI_IPG_GATE 55 63 #define IMX5_CLK_CSPI_IPG_GATE 55 64 #define IMX5_CLK_SDMA_GATE 56 64 #define IMX5_CLK_SDMA_GATE 56 65 #define IMX5_CLK_EMI_SLOW_GATE 57 65 #define IMX5_CLK_EMI_SLOW_GATE 57 66 #define IMX5_CLK_IPU_SEL 58 66 #define IMX5_CLK_IPU_SEL 58 67 #define IMX5_CLK_IPU_GATE 59 67 #define IMX5_CLK_IPU_GATE 59 68 #define IMX5_CLK_NFC_GATE 60 68 #define IMX5_CLK_NFC_GATE 60 69 #define IMX5_CLK_IPU_DI1_GATE 61 69 #define IMX5_CLK_IPU_DI1_GATE 61 70 #define IMX5_CLK_VPU_SEL 62 70 #define IMX5_CLK_VPU_SEL 62 71 #define IMX5_CLK_VPU_GATE 63 71 #define IMX5_CLK_VPU_GATE 63 72 #define IMX5_CLK_VPU_REFERENCE_GATE 64 72 #define IMX5_CLK_VPU_REFERENCE_GATE 64 73 #define IMX5_CLK_UART4_IPG_GATE 65 73 #define IMX5_CLK_UART4_IPG_GATE 65 74 #define IMX5_CLK_UART4_PER_GATE 66 74 #define IMX5_CLK_UART4_PER_GATE 66 75 #define IMX5_CLK_UART5_IPG_GATE 67 75 #define IMX5_CLK_UART5_IPG_GATE 67 76 #define IMX5_CLK_UART5_PER_GATE 68 76 #define IMX5_CLK_UART5_PER_GATE 68 77 #define IMX5_CLK_TVE_GATE 69 77 #define IMX5_CLK_TVE_GATE 69 78 #define IMX5_CLK_TVE_PRED 70 78 #define IMX5_CLK_TVE_PRED 70 79 #define IMX5_CLK_ESDHC1_PER_GATE 71 79 #define IMX5_CLK_ESDHC1_PER_GATE 71 80 #define IMX5_CLK_ESDHC2_PER_GATE 72 80 #define IMX5_CLK_ESDHC2_PER_GATE 72 81 #define IMX5_CLK_ESDHC3_PER_GATE 73 81 #define IMX5_CLK_ESDHC3_PER_GATE 73 82 #define IMX5_CLK_ESDHC4_PER_GATE 74 82 #define IMX5_CLK_ESDHC4_PER_GATE 74 83 #define IMX5_CLK_USB_PHY_GATE 75 83 #define IMX5_CLK_USB_PHY_GATE 75 84 #define IMX5_CLK_HSI2C_GATE 76 84 #define IMX5_CLK_HSI2C_GATE 76 85 #define IMX5_CLK_MIPI_HSC1_GATE 77 85 #define IMX5_CLK_MIPI_HSC1_GATE 77 86 #define IMX5_CLK_MIPI_HSC2_GATE 78 86 #define IMX5_CLK_MIPI_HSC2_GATE 78 87 #define IMX5_CLK_MIPI_ESC_GATE 79 87 #define IMX5_CLK_MIPI_ESC_GATE 79 88 #define IMX5_CLK_MIPI_HSP_GATE 80 88 #define IMX5_CLK_MIPI_HSP_GATE 80 89 #define IMX5_CLK_LDB_DI1_DIV_3_5 81 89 #define IMX5_CLK_LDB_DI1_DIV_3_5 81 90 #define IMX5_CLK_LDB_DI1_DIV 82 90 #define IMX5_CLK_LDB_DI1_DIV 82 91 #define IMX5_CLK_LDB_DI0_DIV_3_5 83 91 #define IMX5_CLK_LDB_DI0_DIV_3_5 83 92 #define IMX5_CLK_LDB_DI0_DIV 84 92 #define IMX5_CLK_LDB_DI0_DIV 84 93 #define IMX5_CLK_LDB_DI1_GATE 85 93 #define IMX5_CLK_LDB_DI1_GATE 85 94 #define IMX5_CLK_CAN2_SERIAL_GATE 86 94 #define IMX5_CLK_CAN2_SERIAL_GATE 86 95 #define IMX5_CLK_CAN2_IPG_GATE 87 95 #define IMX5_CLK_CAN2_IPG_GATE 87 96 #define IMX5_CLK_I2C3_GATE 88 96 #define IMX5_CLK_I2C3_GATE 88 97 #define IMX5_CLK_LP_APM 89 97 #define IMX5_CLK_LP_APM 89 98 #define IMX5_CLK_PERIPH_APM 90 98 #define IMX5_CLK_PERIPH_APM 90 99 #define IMX5_CLK_MAIN_BUS 91 99 #define IMX5_CLK_MAIN_BUS 91 100 #define IMX5_CLK_AHB_MAX 92 100 #define IMX5_CLK_AHB_MAX 92 101 #define IMX5_CLK_AIPS_TZ1 93 101 #define IMX5_CLK_AIPS_TZ1 93 102 #define IMX5_CLK_AIPS_TZ2 94 102 #define IMX5_CLK_AIPS_TZ2 94 103 #define IMX5_CLK_TMAX1 95 103 #define IMX5_CLK_TMAX1 95 104 #define IMX5_CLK_TMAX2 96 104 #define IMX5_CLK_TMAX2 96 105 #define IMX5_CLK_TMAX3 97 105 #define IMX5_CLK_TMAX3 97 106 #define IMX5_CLK_SPBA 98 106 #define IMX5_CLK_SPBA 98 107 #define IMX5_CLK_UART_SEL 99 107 #define IMX5_CLK_UART_SEL 99 108 #define IMX5_CLK_ESDHC_A_SEL 100 108 #define IMX5_CLK_ESDHC_A_SEL 100 109 #define IMX5_CLK_ESDHC_B_SEL 101 109 #define IMX5_CLK_ESDHC_B_SEL 101 110 #define IMX5_CLK_ESDHC_A_PODF 102 110 #define IMX5_CLK_ESDHC_A_PODF 102 111 #define IMX5_CLK_ESDHC_B_PODF 103 111 #define IMX5_CLK_ESDHC_B_PODF 103 112 #define IMX5_CLK_ECSPI_SEL 104 112 #define IMX5_CLK_ECSPI_SEL 104 113 #define IMX5_CLK_USBOH3_SEL 105 113 #define IMX5_CLK_USBOH3_SEL 105 114 #define IMX5_CLK_USB_PHY_SEL 106 114 #define IMX5_CLK_USB_PHY_SEL 106 115 #define IMX5_CLK_IIM_GATE 107 115 #define IMX5_CLK_IIM_GATE 107 116 #define IMX5_CLK_USBOH3_GATE 108 116 #define IMX5_CLK_USBOH3_GATE 108 117 #define IMX5_CLK_EMI_FAST_GATE 109 117 #define IMX5_CLK_EMI_FAST_GATE 109 118 #define IMX5_CLK_IPU_DI0_GATE 110 118 #define IMX5_CLK_IPU_DI0_GATE 110 119 #define IMX5_CLK_GPC_DVFS 111 119 #define IMX5_CLK_GPC_DVFS 111 120 #define IMX5_CLK_PLL1_SW 112 120 #define IMX5_CLK_PLL1_SW 112 121 #define IMX5_CLK_PLL2_SW 113 121 #define IMX5_CLK_PLL2_SW 113 122 #define IMX5_CLK_PLL3_SW 114 122 #define IMX5_CLK_PLL3_SW 114 123 #define IMX5_CLK_IPU_DI0_SEL 115 123 #define IMX5_CLK_IPU_DI0_SEL 115 124 #define IMX5_CLK_IPU_DI1_SEL 116 124 #define IMX5_CLK_IPU_DI1_SEL 116 125 #define IMX5_CLK_TVE_EXT_SEL 117 125 #define IMX5_CLK_TVE_EXT_SEL 117 126 #define IMX5_CLK_MX51_MIPI 118 126 #define IMX5_CLK_MX51_MIPI 118 127 #define IMX5_CLK_PLL4_SW 119 127 #define IMX5_CLK_PLL4_SW 119 128 #define IMX5_CLK_LDB_DI1_SEL 120 128 #define IMX5_CLK_LDB_DI1_SEL 120 129 #define IMX5_CLK_DI_PLL4_PODF 121 129 #define IMX5_CLK_DI_PLL4_PODF 121 130 #define IMX5_CLK_LDB_DI0_SEL 122 130 #define IMX5_CLK_LDB_DI0_SEL 122 131 #define IMX5_CLK_LDB_DI0_GATE 123 131 #define IMX5_CLK_LDB_DI0_GATE 123 132 #define IMX5_CLK_USB_PHY1_GATE 124 132 #define IMX5_CLK_USB_PHY1_GATE 124 133 #define IMX5_CLK_USB_PHY2_GATE 125 133 #define IMX5_CLK_USB_PHY2_GATE 125 134 #define IMX5_CLK_PER_LP_APM 126 134 #define IMX5_CLK_PER_LP_APM 126 135 #define IMX5_CLK_PER_PRED1 127 135 #define IMX5_CLK_PER_PRED1 127 136 #define IMX5_CLK_PER_PRED2 128 136 #define IMX5_CLK_PER_PRED2 128 137 #define IMX5_CLK_PER_PODF 129 137 #define IMX5_CLK_PER_PODF 129 138 #define IMX5_CLK_PER_ROOT 130 138 #define IMX5_CLK_PER_ROOT 130 139 #define IMX5_CLK_SSI_APM 131 139 #define IMX5_CLK_SSI_APM 131 140 #define IMX5_CLK_SSI1_ROOT_SEL 132 140 #define IMX5_CLK_SSI1_ROOT_SEL 132 141 #define IMX5_CLK_SSI2_ROOT_SEL 133 141 #define IMX5_CLK_SSI2_ROOT_SEL 133 142 #define IMX5_CLK_SSI3_ROOT_SEL 134 142 #define IMX5_CLK_SSI3_ROOT_SEL 134 143 #define IMX5_CLK_SSI_EXT1_SEL 135 143 #define IMX5_CLK_SSI_EXT1_SEL 135 144 #define IMX5_CLK_SSI_EXT2_SEL 136 144 #define IMX5_CLK_SSI_EXT2_SEL 136 145 #define IMX5_CLK_SSI_EXT1_COM_SEL 137 145 #define IMX5_CLK_SSI_EXT1_COM_SEL 137 146 #define IMX5_CLK_SSI_EXT2_COM_SEL 138 146 #define IMX5_CLK_SSI_EXT2_COM_SEL 138 147 #define IMX5_CLK_SSI1_ROOT_PRED 139 147 #define IMX5_CLK_SSI1_ROOT_PRED 139 148 #define IMX5_CLK_SSI1_ROOT_PODF 140 148 #define IMX5_CLK_SSI1_ROOT_PODF 140 149 #define IMX5_CLK_SSI2_ROOT_PRED 141 149 #define IMX5_CLK_SSI2_ROOT_PRED 141 150 #define IMX5_CLK_SSI2_ROOT_PODF 142 150 #define IMX5_CLK_SSI2_ROOT_PODF 142 151 #define IMX5_CLK_SSI_EXT1_PRED 143 151 #define IMX5_CLK_SSI_EXT1_PRED 143 152 #define IMX5_CLK_SSI_EXT1_PODF 144 152 #define IMX5_CLK_SSI_EXT1_PODF 144 153 #define IMX5_CLK_SSI_EXT2_PRED 145 153 #define IMX5_CLK_SSI_EXT2_PRED 145 154 #define IMX5_CLK_SSI_EXT2_PODF 146 154 #define IMX5_CLK_SSI_EXT2_PODF 146 155 #define IMX5_CLK_SSI1_ROOT_GATE 147 155 #define IMX5_CLK_SSI1_ROOT_GATE 147 156 #define IMX5_CLK_SSI2_ROOT_GATE 148 156 #define IMX5_CLK_SSI2_ROOT_GATE 148 157 #define IMX5_CLK_SSI3_ROOT_GATE 149 157 #define IMX5_CLK_SSI3_ROOT_GATE 149 158 #define IMX5_CLK_SSI_EXT1_GATE 150 158 #define IMX5_CLK_SSI_EXT1_GATE 150 159 #define IMX5_CLK_SSI_EXT2_GATE 151 159 #define IMX5_CLK_SSI_EXT2_GATE 151 160 #define IMX5_CLK_EPIT1_IPG_GATE 152 160 #define IMX5_CLK_EPIT1_IPG_GATE 152 161 #define IMX5_CLK_EPIT1_HF_GATE 153 161 #define IMX5_CLK_EPIT1_HF_GATE 153 162 #define IMX5_CLK_EPIT2_IPG_GATE 154 162 #define IMX5_CLK_EPIT2_IPG_GATE 154 163 #define IMX5_CLK_EPIT2_HF_GATE 155 163 #define IMX5_CLK_EPIT2_HF_GATE 155 164 #define IMX5_CLK_CAN_SEL 156 164 #define IMX5_CLK_CAN_SEL 156 165 #define IMX5_CLK_CAN1_SERIAL_GATE 157 165 #define IMX5_CLK_CAN1_SERIAL_GATE 157 166 #define IMX5_CLK_CAN1_IPG_GATE 158 166 #define IMX5_CLK_CAN1_IPG_GATE 158 167 #define IMX5_CLK_OWIRE_GATE 159 167 #define IMX5_CLK_OWIRE_GATE 159 168 #define IMX5_CLK_GPU3D_SEL 160 168 #define IMX5_CLK_GPU3D_SEL 160 169 #define IMX5_CLK_GPU2D_SEL 161 169 #define IMX5_CLK_GPU2D_SEL 161 170 #define IMX5_CLK_GPU3D_GATE 162 170 #define IMX5_CLK_GPU3D_GATE 162 171 #define IMX5_CLK_GPU2D_GATE 163 171 #define IMX5_CLK_GPU2D_GATE 163 172 #define IMX5_CLK_GARB_GATE 164 172 #define IMX5_CLK_GARB_GATE 164 173 #define IMX5_CLK_CKO1_SEL 165 173 #define IMX5_CLK_CKO1_SEL 165 174 #define IMX5_CLK_CKO1_PODF 166 174 #define IMX5_CLK_CKO1_PODF 166 175 #define IMX5_CLK_CKO1 167 175 #define IMX5_CLK_CKO1 167 176 #define IMX5_CLK_CKO2_SEL 168 176 #define IMX5_CLK_CKO2_SEL 168 177 #define IMX5_CLK_CKO2_PODF 169 177 #define IMX5_CLK_CKO2_PODF 169 178 #define IMX5_CLK_CKO2 170 178 #define IMX5_CLK_CKO2 170 179 #define IMX5_CLK_SRTC_GATE 171 179 #define IMX5_CLK_SRTC_GATE 171 180 #define IMX5_CLK_PATA_GATE 172 180 #define IMX5_CLK_PATA_GATE 172 181 #define IMX5_CLK_SATA_GATE 173 181 #define IMX5_CLK_SATA_GATE 173 182 #define IMX5_CLK_SPDIF_XTAL_SEL 174 182 #define IMX5_CLK_SPDIF_XTAL_SEL 174 183 #define IMX5_CLK_SPDIF0_SEL 175 183 #define IMX5_CLK_SPDIF0_SEL 175 184 #define IMX5_CLK_SPDIF1_SEL 176 184 #define IMX5_CLK_SPDIF1_SEL 176 185 #define IMX5_CLK_SPDIF0_PRED 177 185 #define IMX5_CLK_SPDIF0_PRED 177 186 #define IMX5_CLK_SPDIF0_PODF 178 186 #define IMX5_CLK_SPDIF0_PODF 178 187 #define IMX5_CLK_SPDIF1_PRED 179 187 #define IMX5_CLK_SPDIF1_PRED 179 188 #define IMX5_CLK_SPDIF1_PODF 180 188 #define IMX5_CLK_SPDIF1_PODF 180 189 #define IMX5_CLK_SPDIF0_COM_SEL 181 189 #define IMX5_CLK_SPDIF0_COM_SEL 181 190 #define IMX5_CLK_SPDIF1_COM_SEL 182 190 #define IMX5_CLK_SPDIF1_COM_SEL 182 191 #define IMX5_CLK_SPDIF0_GATE 183 191 #define IMX5_CLK_SPDIF0_GATE 183 192 #define IMX5_CLK_SPDIF1_GATE 184 192 #define IMX5_CLK_SPDIF1_GATE 184 193 #define IMX5_CLK_SPDIF_IPG_GATE 185 193 #define IMX5_CLK_SPDIF_IPG_GATE 185 194 #define IMX5_CLK_OCRAM 186 194 #define IMX5_CLK_OCRAM 186 195 #define IMX5_CLK_SAHARA_IPG_GATE 187 195 #define IMX5_CLK_SAHARA_IPG_GATE 187 196 #define IMX5_CLK_SATA_REF 188 196 #define IMX5_CLK_SATA_REF 188 197 #define IMX5_CLK_STEP_SEL 189 197 #define IMX5_CLK_STEP_SEL 189 198 #define IMX5_CLK_CPU_PODF_SEL 190 198 #define IMX5_CLK_CPU_PODF_SEL 190 199 #define IMX5_CLK_ARM 191 199 #define IMX5_CLK_ARM 191 200 #define IMX5_CLK_FIRI_PRED 192 200 #define IMX5_CLK_FIRI_PRED 192 201 #define IMX5_CLK_FIRI_SEL 193 201 #define IMX5_CLK_FIRI_SEL 193 202 #define IMX5_CLK_FIRI_PODF 194 202 #define IMX5_CLK_FIRI_PODF 194 203 #define IMX5_CLK_FIRI_SERIAL_GATE 195 203 #define IMX5_CLK_FIRI_SERIAL_GATE 195 204 #define IMX5_CLK_FIRI_IPG_GATE 196 204 #define IMX5_CLK_FIRI_IPG_GATE 196 205 #define IMX5_CLK_CSI0_MCLK1_PRED 197 205 #define IMX5_CLK_CSI0_MCLK1_PRED 197 206 #define IMX5_CLK_CSI0_MCLK1_SEL 198 206 #define IMX5_CLK_CSI0_MCLK1_SEL 198 207 #define IMX5_CLK_CSI0_MCLK1_PODF 199 207 #define IMX5_CLK_CSI0_MCLK1_PODF 199 208 #define IMX5_CLK_CSI0_MCLK1_GATE 200 208 #define IMX5_CLK_CSI0_MCLK1_GATE 200 209 #define IMX5_CLK_IEEE1588_PRED 201 209 #define IMX5_CLK_IEEE1588_PRED 201 210 #define IMX5_CLK_IEEE1588_SEL 202 210 #define IMX5_CLK_IEEE1588_SEL 202 211 #define IMX5_CLK_IEEE1588_PODF 203 211 #define IMX5_CLK_IEEE1588_PODF 203 212 #define IMX5_CLK_IEEE1588_GATE 204 212 #define IMX5_CLK_IEEE1588_GATE 204 213 #define IMX5_CLK_SCC2_IPG_GATE 205 213 #define IMX5_CLK_SCC2_IPG_GATE 205 214 #define IMX5_CLK_END 206 214 #define IMX5_CLK_END 206 215 215 216 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ 216 #endif /* __DT_BINDINGS_CLOCK_IMX5_H */ 217 217
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.