~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm7150-dispcc.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm7150-dispcc.h (Architecture i386) and /scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm7150-dispcc.h (Architecture alpha)


  1 /* SPDX-License-Identifier: (GPL-2.0-only OR B      1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2 /*                                                  2 /*
  3  * Copyright (c) 2018, The Linux Foundation. A      3  * Copyright (c) 2018, The Linux Foundation. All rights reserved.
  4  * Copyright (c) 2024, Danila Tikhonov <danila      4  * Copyright (c) 2024, Danila Tikhonov <danila@jiaxyga.com>
  5  * Copyright (c) 2024, David Wronek <david@mai      5  * Copyright (c) 2024, David Wronek <david@mainlining.org>
  6  */                                                 6  */
  7                                                     7 
  8 #ifndef _DT_BINDINGS_CLK_QCOM_DISPCC_SM7150_H       8 #ifndef _DT_BINDINGS_CLK_QCOM_DISPCC_SM7150_H
  9 #define _DT_BINDINGS_CLK_QCOM_DISPCC_SM7150_H       9 #define _DT_BINDINGS_CLK_QCOM_DISPCC_SM7150_H
 10                                                    10 
 11 /* DISPCC clock registers */                       11 /* DISPCC clock registers */
 12 #define DISPCC_PLL0                                12 #define DISPCC_PLL0                             0
 13 #define DISPCC_MDSS_AHB_CLK                        13 #define DISPCC_MDSS_AHB_CLK                     1
 14 #define DISPCC_MDSS_AHB_CLK_SRC                    14 #define DISPCC_MDSS_AHB_CLK_SRC                 2
 15 #define DISPCC_MDSS_BYTE0_CLK                      15 #define DISPCC_MDSS_BYTE0_CLK                   3
 16 #define DISPCC_MDSS_BYTE0_CLK_SRC                  16 #define DISPCC_MDSS_BYTE0_CLK_SRC               4
 17 #define DISPCC_MDSS_BYTE0_DIV_CLK_SRC              17 #define DISPCC_MDSS_BYTE0_DIV_CLK_SRC           5
 18 #define DISPCC_MDSS_BYTE0_INTF_CLK                 18 #define DISPCC_MDSS_BYTE0_INTF_CLK              6
 19 #define DISPCC_MDSS_BYTE1_CLK                      19 #define DISPCC_MDSS_BYTE1_CLK                   7
 20 #define DISPCC_MDSS_BYTE1_CLK_SRC                  20 #define DISPCC_MDSS_BYTE1_CLK_SRC               8
 21 #define DISPCC_MDSS_BYTE1_DIV_CLK_SRC              21 #define DISPCC_MDSS_BYTE1_DIV_CLK_SRC           9
 22 #define DISPCC_MDSS_BYTE1_INTF_CLK                 22 #define DISPCC_MDSS_BYTE1_INTF_CLK              10
 23 #define DISPCC_MDSS_DP_AUX_CLK                     23 #define DISPCC_MDSS_DP_AUX_CLK                  11
 24 #define DISPCC_MDSS_DP_AUX_CLK_SRC                 24 #define DISPCC_MDSS_DP_AUX_CLK_SRC              12
 25 #define DISPCC_MDSS_DP_CRYPTO_CLK                  25 #define DISPCC_MDSS_DP_CRYPTO_CLK               13
 26 #define DISPCC_MDSS_DP_CRYPTO_CLK_SRC              26 #define DISPCC_MDSS_DP_CRYPTO_CLK_SRC           14
 27 #define DISPCC_MDSS_DP_LINK_CLK                    27 #define DISPCC_MDSS_DP_LINK_CLK                 15
 28 #define DISPCC_MDSS_DP_LINK_CLK_SRC                28 #define DISPCC_MDSS_DP_LINK_CLK_SRC             16
 29 #define DISPCC_MDSS_DP_LINK_INTF_CLK               29 #define DISPCC_MDSS_DP_LINK_INTF_CLK            17
 30 #define DISPCC_MDSS_DP_PIXEL1_CLK                  30 #define DISPCC_MDSS_DP_PIXEL1_CLK               18
 31 #define DISPCC_MDSS_DP_PIXEL1_CLK_SRC              31 #define DISPCC_MDSS_DP_PIXEL1_CLK_SRC           19
 32 #define DISPCC_MDSS_DP_PIXEL_CLK                   32 #define DISPCC_MDSS_DP_PIXEL_CLK                20
 33 #define DISPCC_MDSS_DP_PIXEL_CLK_SRC               33 #define DISPCC_MDSS_DP_PIXEL_CLK_SRC            21
 34 #define DISPCC_MDSS_ESC0_CLK                       34 #define DISPCC_MDSS_ESC0_CLK                    22
 35 #define DISPCC_MDSS_ESC0_CLK_SRC                   35 #define DISPCC_MDSS_ESC0_CLK_SRC                23
 36 #define DISPCC_MDSS_ESC1_CLK                       36 #define DISPCC_MDSS_ESC1_CLK                    24
 37 #define DISPCC_MDSS_ESC1_CLK_SRC                   37 #define DISPCC_MDSS_ESC1_CLK_SRC                25
 38 #define DISPCC_MDSS_MDP_CLK                        38 #define DISPCC_MDSS_MDP_CLK                     26
 39 #define DISPCC_MDSS_MDP_CLK_SRC                    39 #define DISPCC_MDSS_MDP_CLK_SRC                 27
 40 #define DISPCC_MDSS_MDP_LUT_CLK                    40 #define DISPCC_MDSS_MDP_LUT_CLK                 28
 41 #define DISPCC_MDSS_NON_GDSC_AHB_CLK               41 #define DISPCC_MDSS_NON_GDSC_AHB_CLK            29
 42 #define DISPCC_MDSS_PCLK0_CLK                      42 #define DISPCC_MDSS_PCLK0_CLK                   30
 43 #define DISPCC_MDSS_PCLK0_CLK_SRC                  43 #define DISPCC_MDSS_PCLK0_CLK_SRC               31
 44 #define DISPCC_MDSS_PCLK1_CLK                      44 #define DISPCC_MDSS_PCLK1_CLK                   32
 45 #define DISPCC_MDSS_PCLK1_CLK_SRC                  45 #define DISPCC_MDSS_PCLK1_CLK_SRC               33
 46 #define DISPCC_MDSS_ROT_CLK                        46 #define DISPCC_MDSS_ROT_CLK                     34
 47 #define DISPCC_MDSS_ROT_CLK_SRC                    47 #define DISPCC_MDSS_ROT_CLK_SRC                 35
 48 #define DISPCC_MDSS_RSCC_AHB_CLK                   48 #define DISPCC_MDSS_RSCC_AHB_CLK                36
 49 #define DISPCC_MDSS_RSCC_VSYNC_CLK                 49 #define DISPCC_MDSS_RSCC_VSYNC_CLK              37
 50 #define DISPCC_MDSS_VSYNC_CLK                      50 #define DISPCC_MDSS_VSYNC_CLK                   38
 51 #define DISPCC_MDSS_VSYNC_CLK_SRC                  51 #define DISPCC_MDSS_VSYNC_CLK_SRC               39
 52 #define DISPCC_XO_CLK_SRC                          52 #define DISPCC_XO_CLK_SRC                       40
 53 #define DISPCC_SLEEP_CLK                           53 #define DISPCC_SLEEP_CLK                        41
 54 #define DISPCC_SLEEP_CLK_SRC                       54 #define DISPCC_SLEEP_CLK_SRC                    42
 55                                                    55 
 56 /* DISPCC GDSCR */                                 56 /* DISPCC GDSCR */
 57 #define MDSS_GDSC                                  57 #define MDSS_GDSC                               0
 58                                                    58 
 59 #endif                                             59 #endif
 60                                                    60 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php